Power LDMOS transistor

Rev. 2 — 13 October 2011

Product data sheet

1. Product profile

1.1 General description

160 W LDMOS power transistor for base station applications at frequencies from 1800 MHz to 2050 MHz.

Table 1. Typical performance

Typical RF performance at $T_{case} = 25 \$ °C in a common source class-AB production test circuit.

Mode of operation	f	I _{Dq}	V_{DS}	P _{L(AV)}	G p	η_D	ACPR
	(MHz)	(mA)	(V)	(W)	(dB)	(%)	(dBc)
2-carrier W-CDMA	1930 to 1990	1080	28	45	18	34	-30 <mark>1]</mark>
1-carrier W-CDMA	1930 to 1990	1080	28	50	18.0	36	-34 <mark>[2]</mark>

 Test signal: 3GPP; test model 1; 64 DPCH; PAR = 8.4 dB at 0.01 % probability on CCDF; carrier spacing 5 MHz.

[2] Test signal: 3GPP; test model 1; 64 DPCH; PAR = 7.2 dB at 0.01 % probability on CCDF.

1.2 Features and benefits

- Excellent ruggedness
- High efficiency
- Low R_{th} providing excellent thermal stability
- Designed for broadband operation (1800 MHz to 2050 MHz)
- Lower output capacitance for improved performance in Doherty applications
- Designed for low memory effects providing excellent pre-distortability
- Internally matched for ease of use
- Integrated ESD protection
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

1.3 Applications

 RF power amplifiers for base stations and multi carrier applications in the 1800 MHz to 2050 MHz frequency range



Power LDMOS transistor

2. Pinning information

Pin	Description	Simplified outline	e Graphic symbol
BLF7G2	1L-160P (SOT1121A)		
1	drain1		
2	drain2	1 2 [^] [[^]]	1
3	gate1		
4	gate2		
5	source		
			sym117
	1LS-160P (SOT1121B)		sym117
	t 1LS-160P (SOT1121B) drain1	1 2	sym117
1		1 2	sym117 1
1 2	drain1		
1 2 3	drain1 drain2	5	
1 2 3 4	drain1 drain2 gate1		
BLF7G2 1 2 3 4 5	drain1 drain2 gate1 gate2	5	

[1] Connected to flange.

3. Ordering information

Table 3.Ordering information

Type number	Package				
	Name	Description	Version		
BLF7G21L-160P	-	flanged LDMOST ceramic package; 2 mounting holes; 4 leads	SOT1121A		
BLF7G21LS-160P	-	earless flanged LDMOST ceramic package; 4 leads	SOT1121B		

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DS}	drain-source voltage		-	65	V
V _{GS}	gate-source voltage		-0.5	+13	V
I _D	drain current		-	32.5	А
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature		-	200	°C

Power LDMOS transistor

5. Thermal characteristics

Table 5.	Thermal characteristics			
Symbol	Parameter	Conditions	Тур	Unit
R _{th(j-c)}	thermal resistance from junction to case	$T_{case} = 80 \ ^{\circ}C; P_{L} = 100 \ W$	0.41	K/W

6. Characteristics

Table 6.	Characteristics
----------	-----------------

 $T_i = 25 \ ^{\circ}C$; per section unless otherwise specified.

,						
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	V_{GS} = 0 V; I _D = 0.9 mA	65	-	-	V
V _{GS(th)}	gate-source threshold voltage	V_{DS} = 10 V; I _D = 90 mA	1.5	1.9	2.3	V
I _{DSS}	drain leakage current	V_{GS} = 0 V; V_{DS} = 28 V	-	-	2	μA
I _{DSX}	drain cut-off current	$\label{eq:VGS} \begin{array}{l} V_{GS} = V_{GS(th)} + 3.75 \; V; \\ V_{DS} = 10 \; V \end{array}$	14	-	-	A
I _{GSS}	gate leakage current	V_{GS} = 11 V; V_{DS} = 0 V	-	-	200	nA
g _{fs}	forward transconductance	V_{DS} = 10 V; I _D = 4.5 A	-	7	-	S
R _{DS(on)}	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 V;$ $I_D = 3.15 A$	-	0.15	-	Ω

7. Test information

Table 7.Application information

Mode of operation: 2-carrier W-CDMA; PAR 8.4 dB at 0.01 % probability on CCDF; 3GPP test model 1; 64 PDPCH; $f_1 = 1932.5$ MHz; $f_2 = 1937.5$ MHz; $f_3 = 1982.5$ MHz; $f_4 = 1987.5$ MHz; RF performance at $V_{DS} = 28$ V; $I_{Dq} = 1080$ mA; $T_{case} = 25$ °C; unless otherwise specified; in a class-AB production test circuit.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Gp	power gain	$P_{L(AV)} = 45 \text{ W}$	17.0	18.0	-	dB
RL _{in}	input return loss	$P_{L(AV)} = 45 \text{ W}$	-	-15	-8	dB
η_D	drain efficiency	$P_{L(AV)} = 45 \text{ W}$	31	34	-	%
$ACPR_{5M}$	adjacent channel power ratio (5 MHz)	$P_{L(AV)} = 45 \text{ W}$		-30	-25	dBc
ACPR _{10M}	adjacent channel power ratio (10 MHz)	$P_{L(AV)} = 45 \text{ W}$	-	-	-	dBc

Table 8. Application information

Mode of operation: 1-carrier W-CDMA; PAR 7.2 dB at 0.01 % probability on CCDF; 3GPP test model 1; 64 PDPCH; $f_1 = 1932.5$ MHz; $f_2 = 1987.5$ MHz; RF performance at $V_{DS} = 28$ V; $I_{Dq} = 1080$ mA; $T_{case} = 25$ °C; unless otherwise specified; in a class-AB production test circuit.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PARO	output peak-to-average ratio	$P_{L(AV)} = 80 W;$ at 0.01 % probability on CCDF	4.0	4.5	-	dB

BLF7G21L-160P_7G21LS-160P

7.1 Ruggedness in class-AB operation


The BLF7G21L-160P and BLF7G21LS-160P are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions: $V_{DS} = 28 \text{ V}$; $I_{Dg} = 1080 \text{ mA}$; $P_L = 160 \text{ W}$ (CW); f = 1805 MHz.

7.2 CW




All information provided in this document is subject to legal disclaimers.

Power LDMOS transistor




7.3 1-Carrier W-CDMA




BLF7G21L-160P_7G21LS-160P

Power LDMOS transistor



7.4 2-Carrier W-CDMA 5 MHz

Power LDMOS transistor



7.5 2-Carrier W-CDMA 10 MHz

Power LDMOS transistor

7.6 Test circuit




Table 9. List of components

For test circuit see Figure 9.

Component	Description	Value	Remarks
C1, C2, C5, C9, C10	multilayer ceramic chip capacitor	68 pF	<u>[1]</u>
C3, C4, C11, C12	multilayer ceramic chip capacitor	820 pF	[2]
C6, C13, C14	multilayer ceramic chip capacitor	10 μF	[3]
C8	multilayer ceramic chip capacitor	10 pF	<u>[1]</u>
C15	electrolytic capacitor	470 μF; 63 V	
R1, R2	SMD resistor	12 Ω	Philips 1206

[1] American Technical Ceramics type 800B or capacitor of same quality.

[2] American Technical Ceramics type 100A or capacitor of same quality.

[3] TDK or capacitor of same quality.


Power LDMOS transistor

7.7 Impedance information

Table 10. Typical impedance

Typical values valid for both section in parallel unless otherwise specified.

fZsZLMHzΩΩ17500.99 - j4.092.32 - j2.3518051.12 - j4.392.20 - j2.2018401.23 - j4.582.08 - j2.1418801.31 - j4.741.94 - j2.1219301.49 - j5.011.76 - j2.1519601.61 - j5.191.66 - j2.2019901.75 - j5.361.56 - j2.2620201.91 - j5.541.48 - j2.3420502.13 - j5.751.4 - j2.42	71		
17500.99 - j4.092.32 - j2.3518051.12 - j4.392.20 - j2.2018401.23 - j4.582.08 - j2.1418801.31 - j4.741.94 - j2.1219301.49 - j5.011.76 - j2.1519601.61 - j5.191.66 - j2.2019901.75 - j5.361.56 - j2.2620201.91 - j5.541.48 - j2.34	f	Z _S	ZL
1805 $1.12 - j4.39$ $2.20 - j2.20$ 1840 $1.23 - j4.58$ $2.08 - j2.14$ 1880 $1.31 - j4.74$ $1.94 - j2.12$ 1930 $1.49 - j5.01$ $1.76 - j2.15$ 1960 $1.61 - j5.19$ $1.66 - j2.20$ 1990 $1.75 - j5.36$ $1.56 - j2.26$ 2020 $1.91 - j5.54$ $1.48 - j2.34$	MHz	Ω	Ω
1840 1.23 - j4.58 2.08 - j2.14 1880 1.31 - j4.74 1.94 - j2.12 1930 1.49 - j5.01 1.76 - j2.15 1960 1.61 - j5.19 1.66 - j2.20 1990 1.75 - j5.36 1.56 - j2.26 2020 1.91 - j5.54 1.48 - j2.34	1750	0.99 - j4.09	2.32 – j2.35
18801.31 - j4.741.94 - j2.1219301.49 - j5.011.76 - j2.1519601.61 - j5.191.66 - j2.2019901.75 - j5.361.56 - j2.2620201.91 - j5.541.48 - j2.34	1805	1.12 – j4.39	2.20 – j2.20
1930 1.49 - j5.01 1.76 - j2.15 1960 1.61 - j5.19 1.66 - j2.20 1990 1.75 - j5.36 1.56 - j2.26 2020 1.91 - j5.54 1.48 - j2.34	1840	1.23 – j4.58	2.08 – j2.14
1960 1.61 - j5.19 1.66 - j2.20 1990 1.75 - j5.36 1.56 - j2.26 2020 1.91 - j5.54 1.48 - j2.34	1880	1.31 – j4.74	1.94 – j2.12
1990 1.75 - j5.36 1.56 - j2.26 2020 1.91 - j5.54 1.48 - j2.34	1930	1.49 – j5.01	1.76 – j2.15
2020 1.91 - j5.54 1.48 - j2.34	1960	1.61 – j5.19	1.66 – j2.20
	1990	1.75 – j5.36	1.56 – j2.26
2050 2.13 - j5.75 1.4 - j2.42	2020	1.91 – j5.54	1.48 – j2.34
	2050	2.13 – j5.75	1.4 – j2.42



Power LDMOS transistor

8. Package outline




Fig 11. Package outline SOT1121A

All information provided in this document is subject to legal disclaimers.

Power LDMOS transistor




Fig 12. Package outline SOT1121B

All information provided in this document is subject to legal disclaimers.

Power LDMOS transistor

9. Abbreviations

Table 11.	Abbreviations
Acronym	Description
3GPP	Third Generation Partnership Project
CCDF	Complementary Cumulative Distribution Function
CW	Continuous Wave
DPCH	Dedicated Physical CHannel
ESD	ElectroStatic Discharge
LDMOS	Laterally Diffused Metal Oxide Semiconductor
LDMOST	Laterally Diffused Metal Oxide Semiconductor Transistor
PAR	Peak-to-Average power Ratio
PDPCH	transmission Power of the Dedicated Physical CHannel
RF	Radio Frequency
SMD	Surface Mounted Device
VSWR	Voltage Standing Wave Ratio
W-CDMA	Wideband Code Division Multiple Access

10. Revision history

Table 12. Revision history				
Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF7G21L-160P_7G21LS-160P v.2	20111013	Product data sheet	-	BLF7G21L-160P_7G2 1LS-160P v.1
Modifications:	 The status of 	of this document has beer	n changed to Produc	ct data sheet.
BLF7G21L-160P_7G21LS-160P v.1	20110401	Objective data sheet	-	-

11. Legal information

11.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

11.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

11.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Power LDMOS transistor

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

12. Contact information

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

11.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Power LDMOS transistor

13. Contents

1	Product profile 1
1.1	General description 1
1.2	Features and benefits 1
1.3	Applications 1
2	Pinning information 2
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 3
6	Characteristics 3
7	Test information 3
7.1	Ruggedness in class-AB operation
7.2	CW 4
7.3	1-Carrier W-CDMA 5
7.4	2-Carrier W-CDMA 5 MHz 6
7.5	2-Carrier W-CDMA 10 MHz 7
7.6	Test circuit
7.7	Impedance information 9
8	Package outline 10
9	Abbreviations 12
10	Revision history 12
11	Legal information 13
11.1	Data sheet status 13
11.2	Definitions
11.3	Disclaimers
11.4	Trademarks 14
12	Contact information 14
13	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 13 October 2011 Document identifier: BLF7G21L-160P_7G21LS-160P