



T-46-07-11

June 1992

74BCT374

Octal D Flip-Flop with TRI-STATE® Outputs


General Description

The 74BCT374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and TRI-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable ($\overline{OE}$) are common to all flip-flops.


Features

- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- TRI-STATE outputs for bus-oriented applications
- Low I_{CCZ} through BiCMOS techniques
- Guaranteed 4000V minimum ESD protection
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Nondestructive hot insertion capability
- High impedance in power down (I_{ZZ} and V_{ID})

Logic Symbols




TL/F/10878-1



TL/F/10878-3

Connection Diagram

Pin Assignment
for DIP and SOIC



TL/F/10878-2

Pin Names	Description
D_0 - D_7	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
$\overline{OE}$	TRI-STATE Output Enable Input (Active LOW)
O_0 - O_7	TRI-STATE Outputs

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

9000-3486

Functional Description

The 'BCT374 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ($\overline{OE}$) LOW, the contents of the eight flip-flops are available at the outputs. When the $\overline{OE}$ is HIGH, the outputs go to the high impedance state. Operation of the $\overline{OE}$ input does not affect the state of the flip-flops.

Truth Table

T-46-07-11

Inputs			Internal Register	Output
D_n	CP	$\overline{OE}$		O_n
H	—	L	H	H
L	—	L	L	L
X	X	H	X	Z

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Z = High Impedance

— = LOW-to-HIGH Clock Transition

Logic Diagram



TL/F/10878-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias Plastic	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Voltage Applied to Output in the Disable or Power-Off State in the High State	-0.5V to +5.5V -0.5V to V _{CC}
Current Applied to Output in LOW State (Max)	Twice the Rated I _{OL} (mA)
ESD Last Passing Voltage (Min)	4000V
Over Voltage Latchup	V _{CC} + 4.5V

Recommended Operating Conditions

Free Air Ambient Temperature Commercial	0°C to +70°C
Supply Voltage Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter	74BCT			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	2.4 2.0			V	Min	I _{OH} = -3 mA I _{OH} = -15 mA
V _{OL}	Output LOW Voltage			0.55	V	Min	I _{OL} = 64 mA
I _{IH}	Input HIGH Current			5	μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test			7	μA	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Current			-250	μA	Max	V _{IN} = 0.5V
I _{OZH}	Output Leakage Current			20	μA	Max	V _{OUT} = 2.7V
I _{OZL}	Output Leakage Current			-20	μA	Max	V _{OUT} = 0.5V
I _{OS}	Output Short-Circuit Current	-100		-225	mA	Max	V _{OUT} = 0V
I _{CEX}	Output HIGH Leakage Current			50	μA	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{ZZ}	Bus Drainage Test			100	μA	0.0	V _{OUT} = 5.25V
I _{CCH}	Power Supply Current		6	9	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current		40	50	mA	Max	V _O = LOW
I _{CCZ}	Power Supply Current		6	9	mA	Max	V _O = HIGH Z

AC Electrical Characteristics**NATIONAL SEMICOND (LOGIC)**

Symbol	Parameter	74BCT			74BCT		Units
		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A = Com V _{CC} = Com C _L = 50 pF		
		Min	Typ	Max	Min	Max	
f _{max}	Maximum Clock Frequency	70	130		70		MHz
t _{PLH}	Propagation Delay	2.0	5.4	9.1	2.0	10.6	ns
t _{PHL}	Clock to Output	2.0	4.3	8.8	2.0	10.0	
t _{PZH}	Output Enable Time	1.0	8.0	13.0	1.0	13.0	ns
t _{PZL}		1.0	9.0	13.0	1.0	13.0	
t _{PHZ}	Output Disable Time	1.0	4.2	6.8	1.0	6.8	ns
t _{PLZ}		1.0	4.2	6.8	1.0	6.8	
t _{OSHL} (Note 1)	Pin to Pin Skew HL Data to Output			0.75		0.75	ns
t _{OSLH} (Note 1)	Pin to Pin Skew LH Data to Output			0.60		0.60	ns
t _{OST} (Note 1)	Pin to Pin Skew LH/HL Data to Output			2.5		2.5	ns
t _{pv} (Note 2)	Device to Device Skew			4.0		4.0	ns

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OST}). This specification is guaranteed but not tested.

Note 2: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.

AC Operating Requirements

T-46-07-11

Symbol	Parameter	74BCT		74BCT		Units
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{Com}$		
		Min	Max	Min	Max	
$t_s(\text{H})$	Setup Time, HIGH or LOW	8.5		8.5		ns
$t_s(\text{L})$	D_n to CP	8.5		8.5		
$t_h(\text{H})$	Hold Time, HIGH or LOW	0		0		
$t_h(\text{L})$	D_n to CP	0		0		
$t_w(\text{H})$	CP Pulse Width	4.0		4.0		ns
$t_w(\text{L})$	HIGH or LOW	11.5		11.5		

Extended AC Electrical Characteristics

Symbol	Parameter	74BCT		74BCT		74BCT		Units
		T _A = Com V _{CC} = Com C _L = 50 pF 8 Outputs Switching (Note 3)		T _A = Com V _{CC} = Com C _L = 250 pF 1 Output Switching (Note 4)		T _A = Com V _{CC} = Com C _L = 250 pF 8 Outputs Switching (Notes 3, 4)		
		Min	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	2.0	10.2	3.0	12.0	4.0	15.0	ns
t _{PHL}	Clock to Output	2.0	10.2	3.0	12.0	4.0	15.0	
t _{OSHL} (Note 1)	Pin to Pin Skew HL Data to Output				1.5			ns
t _{OSLH} (Note 1)	Pin to Pin Skew LH Data to Output				1.0			ns
t _{OST} (Note 1)	Pin to Pin Skew LH/HL Data to Output				5.0			ns
t _{pv} (Note 2)	Device to Device Skew LH/HL Data to Output				7.0			ns

Extended AC Electrical Characteristics (Continued)

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OHL}), LOW to HIGH (t_{OLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OHL}).

Note 2: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device.

Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.).

Note 4: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Capacitance


NATIONAL SEMICONDUCTOR (LOGIC)

Symbol	Parameter	Typ	Units	Conditions
C_{IN}	Input Capacitance	6.0	pF	$V_{CC} = 5.0V$
C_{OUT}	Output Pin Capacitance	9.0	pF	$V_{CC} = 5.0V$


T-46-07-11

Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:




Physical Dimensions inches (millimeters)



20-Lead Small Outline Integrated Circuit (S)
NS Package Number M20B

Physical Dimensions inches (millimeters) (Continued)



N20B (REV A)

20-Lead Plastic Dual-In-Line Package (P)
NS Package Number N20B

NATIONAL SEMICOND (LOGIC) 49E D

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor
Corporation
2900 Semiconductor Drive
P.O. Box 58090
Santa Clara, CA 95052-8090
Tel: (408) 272-9959
TWX: (910) 339-9240

National Semiconductor
GmbH
Industriestrasse 10
D-8080 Furstenfeldbruck
West Germany
Tel: (0-8141) 103-0
Telex: 527-649
Fax: (08141) 103554

National Semiconductor
Japan Ltd.
Sansedo Bldg. 5F
4-15 Nishi Shinjuku
Shinjuku-Ku,
Tokyo 160, Japan
Tel: 33-299-7001
FAX: 33-299-7000

National Semiconductor
Hong Kong Ltd.
Suite 513, 5th Floor
Chinachem Golden Plaza,
77 Mody Road, Tsimshatsui East,
Kowloon, Hong Kong
Tel: 3-7231290
Telex: 52996 NSSEA HX
Fax: 3-3112536

National Semicondutores
Do Brasil Ltda.
Av. Eng. Faria Lima, 1383
6.0 Andor-Conj. 62
01451 Sao Paulo, SP, Brasil
Tel: (55/11) 212-5066
Fax: (55/11) 211-1181 NSBR BR

National Semiconductor
(Australia) PTY, Ltd.
1st Floor, 441 St. Kilda Rd.
Melbourne, 3004
Victoria, Australia
Tel: (03) 267-5000
Fax: 61-3-2677458

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.