$\begin{array}{l} \begin{array}{l} \textit{MEMORY} \\ \tiny \text{cmos} \end{array} \\ \textbf{1 M} \times \textbf{16 BITS} \\ \begin{array}{l} \textbf{HYPER PAGE MODE DYNAMIC RAM} \end{array} \end{array}$

MB81V16165A-60/60L/-70/70L

CMOS 1,048,576 × 16 BITS Hyper Page Mode Dynamic RAM

DESCRIPTION

The Fujitsu MB81V16165A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB81V16165A features a "hyper page" mode of operation whereby high-speed random access of up to 256-bits of data within the same row can be selected. The MB81V16165A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V16165A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V16165A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V16165A are not critical and all inputs are LVTTL compatible.

PRODUCT LINE & FETURES

	Paramete	or		MB81V	16165A		
	Falamen		-60	-60L	-70	-70L	
RAS Access T	ime		60 ns	max.	70 ns	max.	
Random Cycle	e Time		104 n	s min.	124 n	s min.	
Address Acce	ss Time		30 ns	max.	35 ns max.		
CAS Access T	ime		15 ns	max.	17 ns max.		
Hyper Page M	lode Cycle Ti	me	25 ns	s min.	30 ns min.		
	Operating C	Current	324 m\	N max.	288 m\	N max.	
Low Power Dissipation	Standby Current	LVTTL Level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.	
		CMOS Level	1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.	

- 1,048,576 words \times 16 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are LVTTL compatible
- 4096 refresh cycles every 65.6 ms
- Self refresh function

- Standard and low power versions
- Early write or \overline{OE} controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	Іоит	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C


WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE



Package and Ordering Information

- 42-pin plastic (400 mil) SOJ,order as MB81V16165A-xxPJ
- 50-pin plastic (400 mil) TSOP-II with normal bend leads,order as MB81V16165A-xxPFTN and MB81V16165A-xxLPFTN (Low Power)



■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao toA11	CIN1	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	CIN2	5	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	7	pF

■ PIN ASSIGNMENTS AND DESCRIPTIONS

<l< th=""><th>42-Pin SOJ (TOP VIEW) .CC-42P-M0</th><th></th><th></th></l<>	42-Pin SOJ (TOP VIEW) .CC-42P-M0		
$\begin{array}{c c} V_{CC} & \Box & 1 \\ QQ_1 & \Box & 2 \\ QQ_2 & \Box & 3 \\ QQ_2 & \Box & 3 \\ QQ_3 & \Box & 4 \\ QQ_4 & \Box & 5 \\ V_{CC} & \Box & 6 \\ QQ_5 & \Box & 7 \\ QQ_6 & \Box & 8 \\ QQ_7 & \Box & 9 \\ QQ_8 & \Box & 10 \\ N.C. & \Box & 11 \\ N.C. & \Box & 12 \\ \hline WE & \Box & 13 \\ \hline RAS & \Box & 14 \\ A_{11} & \Box & 15 \\ A_{10} & \Box & 16 \\ A_0 & \Box & 17 \\ A_1 & \Box & 18 \\ A_2 & \Box & 19 \\ A_3 & \Box & 20 \\ V_{CC} & \Box & 21 \\ \end{array}$	1 Pin Index	42 41 40 39 38 37 36 33 32 31 30 29 28 27 26 25 24 23 22	VSS DQ16 DQ15 DQ14 DQ13 VSS DQ12 DQ11 DQ10 DQ9 N.C. <u>UCAS</u> OE A9 A8 A7 A6 A5 A4 VSS

Designator	Function					
A ₀ to A ₁₁	Address inputs row : Ao to A11 column : Ao to A7 refresh : Ao to A11					
RAS	Row address strobe					
LCAS	Lower column address strobe					
UCAS	Upper column address strobe					
WE	Write enable					
ŌĒ	Output enable					
DQ1 to DQ16	Data Input/Output					
Vcc	+3.3 volt power supply					
Vss	Circuit ground					
N.C.	No connection					

50-Pin TSOP (TOP VIEW) <Normal Bend: FPT-50P-M06>

9	1 Pin Index	50 49 48 47 46 45 44 43 42 41 40	Vss DQ16 DQ15 DQ14 DQ13 Vss DQ12 DQ11 DQ10 DQ9 N.C.
15 16 17 18 20 21 22 23 24 25		36 35 34 33 32 31 30 29 28 27 26	N.C. LCAS UCAS OE A9 A8 A7 A6 A5 A4 VSS

RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.			
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V				
Supply vollage	I	Vss	0	0	0	v	0°C to 170°C			
Input High Voltage, all inputs	*1	Vін	2.0		Vcc+0.3	V	0°C to +70°C			
Input Low Voltage, all inputs*	*1	Vil	-0.3		0.8	V				

*: Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A₀ to A₁₁) are available, the column and row inputs are separately strobed by LCAS or UCAS and RAS as shown in Figure 1. First, twelve row address bits are input on pins A₀-through-A₁₁ and latched with the row address strobe (RAS) then, eight column address bits are input and latched with the column address strobe (LCAS or UCAS). Both row and column addresses must be stable on or before the falling edges of RAS and LCAS or UCAS, respectively. The address latches are of the flow-through type; thus, address information appearing after tRAH (min) + t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways : an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or LCAS/UCAS, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ₁ to DQ₈ is strobed by LCAS and DQ₉ to DQ₁₆ is strobed by UCAS and the setup/hold times are referenced to each LCAS and UCAS because WE goes Low before LCAS/UCAS. In a delayed write or a read-modify-write cycle, WE goes Low after LCAS/UCAS; thus, input data is strobed by WE and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

- t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.
- tcac : from the falling edge of LCAS (for DQ1 to DQ3) UCAS (for DQ9 to DQ16) when tRCD is greater than tRCD (max).
- taa : from column address input when trad is greater than trad (max), and trcd (max) is satisfied.
- to EA : from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa.
- t_{OEZ} : from \overline{OE} inactive.
- toff : from CAS inactive while RAS inactive.
- torr : from RAS inactive while CAS inactive.
- t_{WEZ} : from \overline{WE} active while \overline{CAS} inactive.

The data remains valid after either \overline{OE} is inactive, or both \overline{RAS} and \overline{LCAS} (and/or \overline{UCAS}) are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OF OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of 256×16 -bits can be accessed and, when multiple MB81V16165As are used, \overline{CAS} is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when \overline{CAS} is inactive until \overline{CAS} is reactivated.

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

							Value		
Parameter		Notes	Symbol	Conditions	Min	Тур.	Μ	ax.	Unit
					IVIIII.	Typ.	Std power	Low power	1
Output High Voltage *			Vон	Іон = –2.0 mA	2.4	—		_	. V
Output Low Voltage		*1	Vol	lo∟ = +2.0 mA		—	0.4	0.4	V
Input Leakage Current (Any Input)			lı(L)	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 3.0 \ V \leq V_{\text{CC}} \leq 3.6 \ V; \\ V_{\text{SS}} = 0 \ V; \ \text{All other pins} \\ not \ under \ test = 0 \ V \end{array}$	-10	_	10	10	μA
Output Leakage Cu	rren	t	DQ(L)	$\begin{array}{l} 0 \ V \leq V_{\text{OUT}} \leq V_{\text{CC}}; \\ \text{Data out disabled} \\ 3.0 \ V \leq V_{\text{CC}} \leq 3.6 \ V; \end{array}$	-10		10	10	
Operating Current (Average Power	*2	MB81V16165A -60/60L		RAS & LCAS, UCAS cycling;			90	90	mA
Supply Current)					80	80			
Standby Current (Power Supply	*2	LVTTL Level	Icc2	$\overline{RAS} = \overline{LCAS} = \overline{UCAS} = V_{IH}$		_	1.0	1.0	mA
Current)		CMOS Level		$\overline{RAS} = \overline{LCAS} = \overline{UCAS} \ge V_{CC} - 0.2 V$			500	150	μA
Refresh Current#1 (Average Power Supply Current)	*2	MB81V16165A -60/60L		$\overline{\text{LCAS}} = \overline{\text{UCAS}} = \text{V}_{\text{IH}}, \overline{\text{RAS}}$			90	90	mA
	"2	MB81V16165A -70/70L		cycling; t _{RC} = min		_	80	80	
Hyper Page Mode	*2	MB81V16165A -60/60L	1	RAS = VIL, LCAS = UCAS			90	90	
Current	Z	MB81V16165A -70/70L	Icc4	cycling; t _{HPC} = min		_	80	80	mA
Refresh Current#2 (Average Power	*2	MB81V16165A -60/60L	Icc5	RAS cycling; CAS-before-RAS;			90	90	mA
Supply Current)	2	MB81V16165A -70/70L	ICC5	$t_{RC} = min$			180	80	
Battery Back Up Current	*2	MB81V16165A -60/-70	less	$eq:rescaled_$		_	800	_	μA
(Average Power Supply Current)	Z	MB81V16165A -60L/70L	- Icce	$eq:rescaled_$			_	μΑ	μΑ
Refresh Current#3 (Average Power Supply Current)		MB81V16165A -60/60L MB81V16165A -70/70L	Icc9	RAS = Vı∟, CAS = Vı∟ Self refresh;			800	250	μA

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

NLa	Demostration	Nates	0	MB81V161	65A-60/60L	MB81V161	11	
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
		Standard			65.6		65.6	
1	Time Between Refresh	Low power	t REF		128		128	ms
2	Random Read/Write Cycle Time		t RC	104		124		ns
3	Read-Modify-Write Cycle Time		t rwc	138		162		ns
4	Access Time from RAS	*6,9	t rac		60		70	ns
5	Access Time from CAS	*7,9	t CAC		15		17	ns
6	Column Address Access Time	*8,9	taa		30		35	ns
7	Output Hold Time		tон	3		3	—	ns
8	Output Hold Time from CAS		tонс	5		5	—	ns
9	Output Buffer Turn On Delay Time	Э	tоn	0		0		ns
10	Output Buffer Turn off Delay Time	*10	toff		15		17	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	tofr	_	15		17	ns
12	Output Buffer Turn Off Delay Time from WE	*10	twez		15	_	17	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		t RP	40		50		ns
15	RAS Pulse Width		tras	60	100000	70	100000	ns
16	RAS Hold Time		t RSH	15	_	17		ns
17	CAS to RAS Precharge Time	*21	t CRP	5		5		ns
18	RAS to CAS Delay Time	*11,12,22	trcd	14	45	14	53	ns
19	CAS Pulse Width		t CAS	10		13		ns
20	CAS Hold Time		tсsн	40		50		ns
21	CAS Precharge Time (Normal)	*19	t CPN	10		10		ns
22	Row Address Set Up Time		t asr	0	_	0		ns
23	Row Address Hold Time		t rah	10		10		ns
24	Column Address Set Up Time		tasc	0		0		ns
25	Column Address Hold Time		t сан	10		10		ns
26	Column Address Hold Time from	RAS	t ar	24		24		ns
27	RAS to Column Address Delay Time	*13	t rad	12	30	12	35	ns
28	Column Address to RAS Lead Til	ne	t RAL	30		35		ns
29	Column Address to CAS Lead Til	me	t CAL	23	_	28		ns
30	Read Command Set Up Time		trcs	0	_	0	_	ns

(Continued)

Na	Devementer	Notes	Cumbal	MB81V161	65A-60/60L	MB81V161	65A-70/70L	11::4
No.	Parameter No	Dies	Symbol	Min.	Max.	Min.	Max.	Unit
31	Read Command Hold Time Referenced to RAS	*14	t rrh	0	_	0		ns
32	Read Command Hold Time Referenced to CAS	*14	t RCH	0	_	0		ns
33	Write Command Set Up Time	*15,20	twcs	0	_	0		ns
34	Write Command Hold Time		twcн	10	—	10		ns
35	Write Hold Time from RAS		twcr	24	—	24	_	ns
36	WE Pulse Width		twp	10	—	10		ns
37	Write Command to RAS Lead Time		trwL	15	—	17		ns
38	Write Command to CAS Lead Time		t cw∟	10	—	13	_	ns
39	DIN Set Up Time		t DS	0	—	0		ns
40	DIN Hold Time		tон	10	_	10		ns
41	Data Hold Time from RAS		t dhr	24	_	24		ns
42	RAS to WE Delay Time	*20	t RWD	77	_	89		ns
43	CAS to WE Delay Time	*20	tcwD	32	_	36		ns
44	Column Address to WE Delay Time	*20	tawd	47	_	54	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	5	_	5	_	ns
46	\overline{CAS} Set Up Time for \overline{CAS} -before- \overline{RAS} Refresh		t csr	0		0	_	ns
47	\overline{CAS} Hold Time for \overline{CAS} -before- \overline{RAS} R	efresh	t CHR	10	_	12		ns
48	Access Time from OE	*9	t oea		15	_	17	ns
49	Output Buffer Turn Off Delay from OE	*10	toez		15		17	ns
50	\overline{OE} to \overline{RAS} Lead Time for Valid Data		t oel	10	—	10		ns
51	OE to CAS Lead Time		t co∟	5	—	5	_	ns
52	OE Hold Time Referenced to WE	*16	tоен	5	_	5	_	ns
53	OE to Data in Delay Time		toed	15	_	17	_	ns
54	RAS to Data in Delay Time		t RDD	15	—	17	—	ns
55	CAS to Data in Delay Time		tcdd	15	—	17	—	ns
56	DIN to CAS Delay Time	*17	t DZC	0	—	0		ns
57	DIN to OE Delay Time	*17	t dzo	0		0	_	ns
58	OE Precharge Time		t OEP	8	_	8		ns

(Continued)

(Continued)

Na	Peromotor Notoo	Symbol	MB81V161	65A-60/60L	MB81V161	65A-70/70L	l Init
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
59	OE Hold Time Referenced to CAS	tоесн	10	—	10		ns
60	WE Precharge Time	twpz	8	_	8		ns
61	WE to Data in Delay Time	twed	15	—	17	_	ns
62	Hyper Page Mode RAS Pulse Width	t RASP		100000	_	100000	ns
63	Hyper Page Mode Read/Write Cycle Time	tнрс	25		30		ns
64	Hyper Page Mode Read-Modify- Write Cycle Time	t HPRWC	69		79		ns
65	Access Time from CAS *9,18 Precharge	t CPA		35		40	ns
66	Hyper Page Mode CAS Precharge Time	tср	10		10		ns
67	Hyper Page Mode \overline{RAS} Hold Time from \overline{CAS} Precharge	t RHCP	35	_	40	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time *20	t CPWD	52		59		ns

Notes: *1. Referenced to Vss.


*2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

Icc depends on the number of address change as $\overline{RAS} = V_{IL} \overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$ and $V_{IL} > -0.3 V$. Icc1, Icc3 Icc4 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$.

Icc2 is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3 V$.

Icce is measured on condition that all address signals are fixed steady state.

- *3. An initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any eight RASonly cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_T = 2$ ns.
- *5. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- *6. Assumes that $t_{RCD} \leq t_{RCD}$ (max), $t_{RAD} \leq t_{RAD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig.2 and 3.
- *7. If $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max), and $t_{ASC} \ge t_{AA}$ -t_{CAC-} t_T, access time is t_{CAC-}
- *8. If trad \geq trad (max) and tasc \leq taa tcac tt, access time is taa.
- *9. Measured with a load equivalent to one TTL loads and 100 pF.
- *10. toff, toff, twez and toez are specified that output buffer change to high-impedance state.
- *11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- *12. t_{RCD} (min) = t_{RAH} (min) + $2t_T$ + t_{ASC} (min).
- *13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- *14. Either tRRH or tRCH must be satisfied for a read cycle.
- *15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twcs < twcs (min).
- *17. Either tozc or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- *19. Assumes that \overline{CAS} -before- \overline{RAS} refresh.
- *20. twcs, tcwb, tawb, tawb and tcpwb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and Dout pin will maintain high-impedance state through-out the entire cycle. If tcwb ≥ tcwb (min), tawb ≥ tawb (min) and tcpwb ≥ tcpwb (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying tawb, tcwb, and trab specifications.
- *21. The last CAS rising edge.
- *22. The first CAS falling edge.




■ FUNCTIONAL TRUTH TABLE

		Clo	ock Inj	put		Addre	ess Input	lı	nput/Ou	tput Da	ita							
Operation Mode	RAS	LCAS	UCAS	WE	ŌĒ	Daw	Column	DQ1 1	to DQ8	DQ9 to DQ16		Refresh	Note					
	RAS	каз	KAS	каз	каз	каз	LUAS	UCAS	CAS WE U		Row		Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	—	_		High-Z		High-Z							
Read Cycle	L	L H L	H L L	н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min)					
Write Cycle (Early Write)	L	L H L	H L L	L	х	Valid	Valid	Valid Valid	High-Z	Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)					
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid Valid	Valid High-Z Valid	 Valid Valid	High-Z Valid Valid	Yes*						
RAS-only Refresh Cycle	L	н	н	х	Х	Valid	_		High-Z	_	High-Z	Yes						
CAS-before- RAS Refresh Cycle	L	L	L	х	х	_	_	_	High-Z	_	High-Z	Yes	tcsr≥tcsr (min)					
Hidden Refresh Cycle	H→L	L H L	H L L	Н→Х	L				Valid High-Z Valid		High-Z Valid Valid	Yes	Previous data is kept					

X: "H" or "L"

*: It is impossible in Hyper Page Mode.




To implement a read operation, a valid address is latched in by the \overline{RAS} and \overline{LCAS} or \overline{UCAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. DQ1-DQ16 pins are valid when \overline{RAS} and \overline{CAS} are High or until \overline{OE} goes High. The access time is determined by $\overline{RAS}(t_{RAC})$, $\overline{LCAS}/\overline{UCAS}(t_{CAC})$, \overline{OE} (toral) or column addresses (taa) under the following conditions:


If $t_{RCD} > t_{RCD}$ (max), access time = t_{CAC} .


If $t_{RAD} > t_{RAD}$ (max), access time = t_{AA} .

If OE is brought Low after trac, tcac, or taa (whichever occurs later), access time = toEA.


However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after toH is satisfied.








The read-modify-write cycle is executed by changing WE from High to Low after the data appears on the DQ pins. In the readmodify-write cycle, OE must be changed from Low to High after the memory access time.




During one cycle is achieved, the input/output timing apply the same manner as the former cycle.



"H" or "L" level (excluding Address and DQ) "H" or "L" level, "H" → "L" or "L" → "H" transition (Address and DQ)


DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The access time is determined by t_{CAC}, t_{AA}, t_{CPA}, or t_{OEA}, whichever one is the latest in occurring.



DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The address time is determined by t_{CAC}, t_{AA}, t_{CPA}, or t_{OEA}, whichever one is the latest in occurring.



During one cycle is achieved, the input/output timing apply the same manner as the former cycle.




"H" or "L" level (excluding Address and DQ) "H" or "L" level, "H" \rightarrow "L" or "L" \rightarrow "H" transition (Address and DQ)

DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The address time is determined by tcac, taa, tcPa, or toEa, whichever one is the latest in occurring.

Valid Data




During one cycle is achieved, the input/output timing apply the same manner as the former cycle.

...


"H" or "L" level (excluding Address and DQ) "H" or "L" level, "H" \rightarrow "L" or "L" \rightarrow "H" transition (Address and DQ)


DESCRIPTION


The hyper page mode early write cycle is executed in the same manner as the hyper page mode read cycle except the states of \overline{WE} and \overline{OE} are reversed. Data appearing on the DQ₁ to DQ₈ is latched on the falling edge of \overline{LCAS} and one appearing on the DQ₉ to DQ₁₆ is latched on the falling edge of \overline{UCAS} and the data is written into the memory. During the hyper page mode early write cycle, including the delayed (\overline{OE}) write and read-modify-write cycles, t_{CWL} must be satisfied.



The hyper page mode delayed write cycle is executed in the same manner as the hyper page mode early write cycle except for the states of \overline{WE} and \overline{OE} . Input data on the DQ pins are latched on the falling edge of \overline{WE} and written into memory. In the hyper page mode delayed write cycle, \overline{OE} must be changed from Low to High before \overline{WE} goes Low ($t_{OED} + t_T + t_{DS}$).









DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 4096 row addresses every 65.6-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



 \overline{CAS} -before- \overline{RAS} refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If \overline{LCAS} or \overline{UCAS} is held Low for the specified setup time (t_{CSR}) before \overline{RAS} goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next \overline{CAS} -before- \overline{RAS} refresh operation.



A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of LCAS or UCAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.



A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the function of CAS-before-RAS refresh circuitry. If a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₁₁ are defined by the on-chip refresh counter.

Column Address: Bits A₀ through A₇ are defined by latching levels on A₀-A₇ at the second falling edge of CAS.


The CAS-before-RAS Counter Test procedure is as follows :

- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4096 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4096 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 4096 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

No.	Parameter	Symbol	MB81V16165A-60/60L MB81V16165A-70/70L				Unit
			Min.	Max.	Min.	Max.	
69	Access Time from CAS	t FCAC	—	50	—	55	ns
70	Column Address Hold Time	t FCAH	35	_	35		ns
71	CAS to WE Delay Time	trcwd	70	—	77		ns
72	CAS Pulse Width	t FCAS	90		99		ns
73	RAS Hold Time	t FRSH	90	_	99	_	ns

(At recommended operating conditions unless otherwise noted.)

Note: Assumes that CAS-before-RAS refresh counter test cycle only.



"H" or "L" level, "H" \rightarrow "L" or "L" \rightarrow "H" transition (Address and DQ)

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V16165A-60/60L		MB81V16165A-70/70L		Unit
			Min.	Max.	Min.	Max.	Onit
74	RAS Pulse Width	trass	100		100	—	μs
75	RAS Precharge Time	trps	104		124		ns
76	CAS Hold Time	tснs	-50	_	-50		ns

Note: Assumes Self Refresh cycle only.

DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator.

If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of t_{RASS} (more than 100 μs), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during "RAS=L" and "CAS=L".


Exit from self refresh cycle is performed by toggling of RAS and CAS to "H" with specified torus min.. In the time, RAS must be kept "H" with specified tares min.

Using self refresh mode, data can be retained without external CAS signal during system is in standby.


Restruction for Self Refresh operation ;

For self refresh operation, the notice below must be considered.


- In the case that distributed CBR refresh are operated between read/write cycles Self Refresh cycles can be executed without special rule if 4,096 cycles of distributed CBR refresh are executed within tREF max.
- 2) In the case that burst CBR refresh or distributed/burst RAS-only refresh are operated between read/write cycles 4,096 times of burst CBR refresh or 4,096 times of burst RAS-only refresh must be executed before and after Self Refresh cycles.



■ PACKAGE DIMENSIONS



■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281 0770 Fax: (65) 281 0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.