54ABT648

#### **FEATURES**

- Combines 54ABT245 and 54ABT374 type functions in one device
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Output capability: +48mA/-24mA
- Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model

#### DESCRIPTION

The 54ABT648 high–performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The Select (SAB, SBA) pins determine whether data is stored or transferred through the device in real-time. The DIR determines which bus will receive data when the OE is active (Low). In the isolation mode (OE = High), data from Bus A may be stored in the B register and/or data from Bus B may be stored in the A register. Outputs from real-time, or stored registers will be inverted. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two


buses, A or B may be driven at a time. The examples on the next page demonstrate the four fundamental bus management functions that can be performed with the 54ABT648. The 54ABT648 transceiver/register consists of bus transceiver circuits with inverting 3-State outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable (OE) and DIR pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register or both.

### ORDERING INFORMATION


DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*		
24-pın Ceramic DIP (300mil)	54ABT648/BLA	GDIP3-T24		
28-pin LLCC	54ABT648/B3A	CQCC2-N28		

<sup>\*</sup> MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

#### **PIN CONFIGURATION**



### LOGIC SYMBOL





7110826 0085418 435 📟

April 15, 1992 623

853-1630 06441


## LLCC LEAD CONFIGURATION





#### PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1, 23	CPAB / CPBA	A to B clock input / B to A clock input
2, 22	SAB / SBA	A to B select input / B to A select input
3	DIR	Direction control input
4, 5, 6, 7, 8, 9, 10, 11	A0 – A7	Data inputs/outputs (A side)
20, 19, 18, 17, 16, 15, 14, 13	B0 – B7	Data inputs/outputs (B side)
21	ŌĒ	Output enable input (active-Low)
12	GND	Ground (0V)
24	V <sub>CC</sub>	Positive supply voltage




54ABT648

## **FUNCTION TABLE**

		INPUT	S			DAT	A I/O	OPERATING MODE
ÖΕ	DIR	CPAB	СРВА	SAB	SBA	An	Bn	
х	х	1	х	х	х	Input	Unspecified output*	Store A, B unspecified
Х	х	х	1	х	Х	Unspecified output*	Input	Store B, A unspecified
H	X	↑ HorL	↑ HorL	X X	X X	Input	Input	Store A and B data Isolation, hold storage
L L	L L	X X	X H or L	X X	L H	Output	Input	Real time B data to A bus Stored B data to A bus
L L	H	X Hor L	X X	L H	X	Input	Output	Real time A data to B bus Stored A data to B bus

H = High voltage level

# **LOGIC DIAGRAM**



**7110826 0085420 093 🚃** 

April 15, 1992

625

L = Low voltage level

X = Don't care

<sup>=</sup> Low-to-High clock transition

The data output function may be enabled or disabled by various signals at the OE input. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

54ABT648

# ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +7.0	٧
1 <sub>IK</sub>	DC input diode current	V <sub>1</sub> < 0	-18	mA
V <sub>I</sub>	DC input voltage <sup>3</sup>		-1.2 to +7.0	V
lok	DC output diode current	V <sub>O</sub> < 0	-50	mA
Vout	DC output voltage <sup>3</sup>	output in Off or High state	-0.5 to +5.5	V
lout	DC output current	output in Low state	96	mA
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C

# RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIN	LIMITS			
		Min	Max			
Vcc	DC supply voltage	4.5	5.5	V		
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V		
VIH	High-level input voltage	2.0		٧		
V <sub>IL</sub>	Input voltage		0.8	٧		
Іон	High-level output current		-24	mA		
loL	Low-level output current		48	mA		
Δt/Δν	Input transition rise or fall rate	0	10	ns/V		
T <sub>amb</sub>	Operating free-air temperature range	-55	+125	°C		

7110826 0085421 T2T 📟

54ABT648

# DC ELECTRICAL CHARACTERISTICS

Unless otherwise noted:  $V_{CC}$  = MAX,  $V_I = V_{IL}$  or  $V_{IH}$ , Tamb = -55 to +125°C

					LIMITS		
SYMBOL	PARAI	WETER	TEST CONDITIONS	Min	Тур	Max	TINU
VIK	Input clamp volta	ige	$V_{CC} = 4.5V$ ; $I_{IK} = -18mA$		-0.9 -1.2		v
$V_{OH}$	Он High-level output voltage		V <sub>CC</sub> = 4.5V; I <sub>OH</sub> = -3mA	2.5	3.5		V
			V <sub>CC</sub> = 4.5V; I <sub>OH</sub> = -24mA	2.0	2.6		V
V <sub>OL</sub>	Low-level output	voltage	V <sub>CC</sub> = 4.5V; I <sub>OL</sub> = 48mA		0.42	0.55	T V
Ι <sub>Ι</sub>	Input leakage	Control pins	V <sub>I</sub> = GND or 5.5V		±0.01	±1.0	μА
	current	Data pins <sup>6</sup>	V <sub>I</sub> = GND or 5.5V		±5	±100	μA
I <sub>IH</sub> + I <sub>OZH</sub>	3-State output H	igh current	$V_{O} = 2.7V$ ; $V_{I} = V_{IL}$ or 3.0V		5.0	50	μА
I <sub>IL</sub> + I <sub>OZL</sub>	3-State output L	ow current	$V_O = 0.5V$ ; $V_I = V_{IL}$ or 3.0V		-5.0	50	μА
lo	Output current4		V <sub>O</sub> = 2.5V; V <sub>I</sub> = GND or V <sub>CC</sub>	-50	-80	-180	mA
Іссн			Outputs High, V <sub>I</sub> = GND or V <sub>CC</sub>		50	250	μА
IccL	Quiescent supply current		Outputs Low, V <sub>I</sub> = GND or V <sub>CC</sub>		20	30	mA
lccz			Outputs 3-State; V <sub>I</sub> = GND or V <sub>CC</sub>		50	250	μА
Δl <sub>CC</sub>	Additional supply input pin <sup>5</sup>	current per	V <sub>CC</sub> = 5.5V; one input at 3.4V, other inputs at V <sub>CC</sub> or GND; V <sub>CC</sub> = 5.5V		0.3	1.5	mA

54ABT648

## AC CHARACTERISTICS

GND = 0V,  $t_{\rm B} = t_{\rm F} = 2.5 \, \rm ns$ ,  $C_{\rm L} = 50 \, \rm pF$ ,  $R_{\rm L} = 500 \, \Omega$ 

- 01,4	= t <sub>F</sub> = 2.5ns, C <sub>L</sub> = 50pr, N <sub>L</sub> = 500				LIMITS			
SYMBOL	PARAMETER	WAVEFORM		v <sub>CC</sub> = +25°	C /	T <sub>amb</sub> = -55 V <sub>CC</sub> = +5	UNIT	
			MIN	TYP	MAX	MIN	MAX	
f <sub>MAX</sub>	Maximum clock frequency	1	125	200		125 <sup>9</sup>		MHz
t <sub>PLH</sub>	Propagation delay CPAB to Bn or CPBA to An	1	2.2 1.7	5.3 5.9	6.8 7.4	2.2 1.7	7.9 8.4	ns
t <sub>PLH</sub>	Propagation delay An to Bn or Bn to An	2, 3	1.0 1.5	3.6 4.2	5.1 5.6	1.0 1.5	6.9 6.3	ns
t <sub>PLH</sub>	Propagation delay SAB to Bn or SBA to An	2, 3	1.5 1.5	4.6 5.4	6.1 6.9	1.5 1.5	7.4 7.7	ns
t <sub>PZH</sub>	Output enable time OE to An or Bn	5 6	1.0 2.1	3.8 5.1	5.3 7.4	1.0 2.1	6.8 8.8	ns
t <sub>PHZ</sub>	Output disable time OE to An or Bn	5 6	1.5 1.5	6.2 5.7	7.3 7.0	1.5 1.5	8.3 7.6	ns
t <sub>PZH</sub>	Output enable time DIR to An or Bn	5 6	1.2 2.5	4.2 5.5	5.7 9.0	1.2 2.5	7.1 9.5	ns
t <sub>PHZ</sub>	Output disable time	5 6	1.5 1.5	5.2 5.7	6.7 7.2	1.5 1.5	7.7 8.2	ns

## AC SETUP REQUIREMENTS

GND = 0V,  $t_R = t_F$  = 2.5ns,  $C_L$  = 50pF,  $R_L$  = 500 $\Omega$ 


		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	LIMITS					
SYMBOL	PARAMETER	WAVEFORM	T <sub>amb</sub> = +25°C V <sub>CC</sub> = +5.0V			T <sub>amb</sub> = -55 to +125°C V <sub>CC</sub> = +5.0V ±0.5V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time An to CPBA, Bn to CPAB	4	3.0 3.0	1.5 1.0		3.0 3.0		ns
t <sub>h</sub> (H) <sup>7</sup> t <sub>h</sub> (L) <sup>7</sup>	Hold time An to CPBA, Bn to CPAB	4	0.0 0.0	-1.0 -1.0		0.0 0.0		ns
t <sub>w</sub> (H) <sup>8</sup> t <sub>w</sub> (L) <sup>8</sup>	Pulse width, High or Low CPAB or CPBA	1	3.5 4.0	2.0 2.9		3.5 4.0		ns

### NOTES:

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
   The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 4. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- 5. This is the increase in supply current for each input at 3.4V.
- 6. Input leakage on transceiver data pins also includes I<sub>OZH</sub> or I<sub>OZL</sub> current from the output circuitry.
  7. T<sub>SET</sub> and T<sub>HOLD</sub> limits that are less than 3.0ns are guaranteed, but are only tested to a 3.0ns limit due to tester limitations.
- Tw limits that are less than 6.0ns are guaranteed, but are only tested at a 6.0ns limit due to tester limitations.
- Guaranteed by design, but not tested.


54ABT648

### **AC WAVEFORMS**



# 54ABT648

### **TEST CIRCUIT AND WAVEFORM**



## **DEFINITIONS**

- R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.
- $C_L = {
  m Load}$  capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	o. Rate t <sub>W</sub>		t⊨			
54ABT	3.0V	1MHz	500ns	2.5ns	2.5ns			

7110826 0085425 675 🖿