# LH52252A

#### **FEATURES**

- Fast Access Times: 25/35/45 ns
- Low Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- Common I/O for Low Pin Count
- JEDEC Standard Pinouts
- Packages: 24-Pin, 300-mil DIP 24-Pin, 300-mil SOJ

### **FUNCTIONAL DESCRIPTION**

The LH52252A is a high-speed 262,144 bit static RAM organized as 64K × 4. A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable  $(\overline{E})$  reduces power to the chip when  $\overline{E}$  is HIGH. Standby power (IsB1) drops to its lowest level when  $\overline{E}$  is raised to within 0.2 V of Vcc.

Write cycles occur when both  $\overline{E}$  and Write Enable  $(\overline{W})$  are LOW. Data is transferred from the DQ pins to the memory location specified by the 16 address lines.

Read cycles occur when  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH. A Read cycle will begin upon an address transition, on a falling edge of  $\overline{E}$ , or on a rising edge of  $\overline{W}$ .

High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

### PIN CONNECTIONS




Figure 1. Pin Connections for DIP and SOJ Packages




Figure 2. LH52252A Block Diagram

# **TRUTH TABLE**

Ē	w	MODE	DQ	lcc		
Н	Х	Not Selected	High-Z	Standby		
L	Н	Read	Data Out	Active		
L	L	Write	Data In	Active		

#### NOTE:

X = Don't, Care, L = LOW, H = HIGH

# **PIN DESCRIPTIONS**

PIN	DESCRIPTION
A <sub>0</sub> – A <sub>15</sub>	Address Inputs
DQ <sub>0</sub> – DQ <sub>3</sub>	Data Inputs/Outputs
Ē	Chip Enable input
w	Write Enable input
Vcc	Positive Power Supply
Vss	Ground

# ABSOLUTE MAXIMUM RATINGS 1

PARAMETER	RATING			
V <sub>CC</sub> to V <sub>SS</sub> Potential	–0.5 V to 7 V			
Input Voltage Range	-0.5 V to V <sub>CC</sub> +0.5 V			
DC Output Current <sup>2</sup>	± 40 mA			
Storage Temperature Range	-65°C to 150°C			
Power Dissipation (Package Limit)	1.0 W			

#### NOTES:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

# **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5		5.5	٧
Vss	Supply Voltage	0		0	V
VIL	Logic "0" Input Voltage 1	-0.5	<u>.</u>	0.8	V
ViH	Logic "1" Input Voltage	2.2		Vcc + 0.5	V

#### NOTE:

# DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP 1	MAX	UNIT
Icc1	Operating Current <sup>2</sup>	Outputs open, t <sub>RC</sub> = 25 ns		110	150	mA
lcc1	Operating Current <sup>2</sup>	Outputs open, tac = 35 ns		95	120	mA
Icc1	Operating Current <sup>2</sup>	Outputs open, t <sub>RC</sub> = 45 ns		85	100	mA
IsB1	Standby Current	Ē≥V <sub>CC</sub> – 0.2 V		0.02	1	mA
ISB2	Standby Current	Ē≥ViH		3	5	mA
I <sub>LI</sub>	Input Leakage Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	-2		2	μА
ILO	I/O Leakage Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	-2		2	μA
Voh	Output High Voltage	I <sub>OH</sub> = -4.0 mA	2.4			ν
Vol.	Output Low Voltage	I <sub>OL</sub> = 8.0 mA			0.4	V

#### NOTE:

- 1. Typical values at Vcc = 5 V, TA = 25°C.
- 2. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.

<sup>1.</sup> Negative undershoot of up to 3.0 V is permitted once per cycle.

### **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

# CAPACITANCE 1,2

PARAMETER	RATING
C <sub>IN</sub> (Input Capacitance)	6 pF
C <sub>DQ</sub> (I/O Capacitance)	8 pF

#### NOTES:

- 1. Capacitances are maximum values at  $25^o C$  measured at 1.0MHz with  $V_{Bias}$  = 0 V and  $V_{CC}$  = 5.0 V.
- 2. Sample tested only.




Figure 3. Output Load Circuit

# AC ELECTRICAL CHARACTERISTICS 1 (Over Operating Range)

SYMBOL	DESCRIPTION	_	-25		-35		-45	
STRIBUL	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
	RE	AD CYCLE						
trc	Read Cycle Timing	25		35		45		ns
taa	Address Access Time		25		35		45	ns
tон	Output Hold from Address Change	3		3		3		ns
tea	E Low to Valid Data		25		35		45	ns
telz	E Low to Output Active 3	5		5		5		ns
tenz	E High to Output High-Z <sup>2,3</sup>		12		15		20	ns
tpu	E Low to Power Up Time 4	0		0		0		ns
tPD	E High to Power Down Time 4		30		35		40	ns
	WR	ITE CYCLE						
twc	Write Cycle Time	25		35		45		ns
tew	E Low to End of Write	20		30		35		ns
taw	Address Valid to End of Write	20		30		35		ns
tas	Address Setup	0		0		0		ns
tah	Address Hold from End of Write	0		0		0		ns
twp	W Pulse Width	20		25		35		ns
tow	Input Data Setup Time	12		15		20		ns
tон	Input Data Hold Time	0		0		0		ns
twnz	W Low to Output High-Z 2,3		8		10		15	ns
twLz	W High to Output Active 3	0		0		0		ns

#### NOTES:

- 1. AC Electrical Characteristics specified at "AC Test Conditions" levels.
- 2. Active output to High-Z and High-Z to output active tests specified for a ±200 mV transition from steady state levels into the test load.
- 3. Sample tested only.
- 4. Guaranteed but not tested.

# TIMING DIAGRAMS - READ CYCLE

# Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  is HIGH, and  $\overline{E}$  is LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of DQ implies that data lines are in the Low-Z state and the data may not be valid.

#### Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid while  $\overline{E}$  goes LOW. Data Out is not specified to be valid until teA, but may become valid as soon as teLz. Outputs will transition from High-Z to Valid Data Out.




Figure 4. Read Cycle No. 1




Figure 5. Read Cycle No. 2

### TIMING DIAGRAMS - WRITE CYCLE

Addresses must be stable during Write cycles.  $\overline{E}$  or  $\overline{W}$  must be high during address transitions. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW. Care should be taken so that the output drivers are disabled prior to placing the Input Data on the DQ lines. This will prevent bus contention, reducing system noise.

### Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}$  is LOW. Using only  $\overline{W}$  to control Write cycles may not offer the best device performance, since both  $t_{WHZ}$  and  $t_{DW}$  timing specifications must be met

### Write Cycle No. 2 (E Controlled)

 $\overline{W}$  DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$ .




Figure 6. Write Cycle No. 1




Figure 7. Write Cycle No. 2

# ORDERING INFORMATION

