



Dual N-Channel 40-V (D-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A)	Q _g (Typ.)			
40	0.112 at V _{GS} = 10 V		2.2 nC			
40	0.171 at V _{GS} = 4.5 V	4.9	2.2110			


FEATURES

- · Halogen-free
- TrenchFET[®] Power MOSFET
- New Thermally Enhanced PowerPAK[®] ChipFET[®] Package
 - Small Footprint Area
 - Low On-Resistance
 - Thin 0.8 mm Profile

Pb-free

ROHS


PowerPAK ChipFET Dual



Ordering Information: Si5944DU-T1-GE3 (Lead (Pb)-free and Halogen-free)

APPLICATIONS

DC-DC Power Supply



N-Channel MOSFET

N-Channel MOSFET

Parameter	Symbol	Limit	Unit		
Drain-Source Voltage	V _{DS}	40	V		
Gate-Source Voltage	V_{GS}	± 20	ľ		
Continuous Drain Current (T _J = 150 °C)	$T_{C} = 25 ^{\circ}\text{C}$ $T_{C} = 70 ^{\circ}\text{C}$ $T_{A} = 25 ^{\circ}\text{C}$ $T_{A} = 70 ^{\circ}\text{C}$	I _D	6 ^a 4.87 3.28 ^{b, c} 2.63 ^{b, c}	A	
Pulsed Drain Current	•	I _{DM}	10	7 ^	
Continuous Source-Drain Diode Current	$T_C = 25 ^{\circ}C$ $T_A = 25 ^{\circ}C$	I _S	8.33 1.68 ^{b, c}		
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	5		
Avalanche Energy	2 - 0.1 11111	E _{AS}	1.25	mJ	
Maximum Power Dissipation	$T_{C} = 25 ^{\circ}\text{C}$ $T_{C} = 70 ^{\circ}\text{C}$ $T_{A} = 25 ^{\circ}\text{C}$ $T_{A} = 70 ^{\circ}\text{C}$	P _D	10 6.4 2.0 ^{b, c} 1.3 ^{b, c}	w	
Operating Junction and Storage Temperature Ra	T _J , T _{stg}	- 55 to 150	°C		
Soldering Recommendations (Peak Temperature		260	1		

THERMAL RESISTANCE RATINGS	•				
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^{b, f}	t ≤ 5 s	R _{thJA}	52	62	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	15	18	- C/VV

Notes:

- a. Package limited.
- b. Surface Mounted on 1" x 1" FR4 board.
- c t = 5 s
- d. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under Steady State conditions is 110 °C/W.



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static						
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA	40			V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$			32.6		
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA		- 4.7		mV/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1		3	V
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
		V _{DS} = 40 V, V _{GS} = 0 V			- 1	_
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 40 V, V _{GS} = 0 V, T _J = 55 °C			- 10	μΑ
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \le 5 \text{ V}, V_{GS} = 10 \text{ V}$	10			Α
	D	V _{GS} = 10 V, I _D = 3.3 A		0.093	0.112	
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = 4.5 V, I _D = 2.6 A		0.137	0.165	Ω
Forward Transconductance ^a	9 _{fs}	V _{DS} = 20 V, I _D = 3.3 A		6.88		S
Dynamic ^b						
Input Capacitance	C _{iss}			210		
Output Capacitance	C _{oss}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		33		pF
Reverse Transfer Capacitance	C _{rss}			17		
Total Cata Charma		$V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 3.3 \text{ A}$		4.4	6.6	
Total Gate Charge	Q_g			2.2	3.3	0
Gate-Source Charge	Q_{gs}	$V_{DS} = 20 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 3.3 \text{ A}$		1.2		nC
Gate-Drain Charge	Q_{gd}			0.8		
Gate Resistance	R_g	f = 1 MHz		2.7	4.1	Ω
Turn-On Delay Time	t _{d(on)}			4	6	
Rise Time	t _r	$V_{DD} = 20 \text{ V}, R_L = 7.6 \Omega$		30	45	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 2.63 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		10	15	
Fall Time	t _f			6	9	
Turn-On Delay Time	t _{d(on)}			12	18	ns
Rise Time	t _r	V_{DD} = 20 V, R_L = 9.48 Ω		80	120	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 2.41 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		6	9	
Fall Time	t _f			8	15	1
Drain-Source Body Diode Characteristic	es					
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			8.33	^
Pulse Diode Forward Current	I _{SM}				10	Α
Body Diode Voltage	V_{SD}	$I_S = 3.0 \text{ A}, V_{GS} = 0 \text{ V}$		0.8	1.2	V
Body Diode Reverse Recovery Time	t _{rr}			22	33	ns
Body Diode Reverse Recovery Charge	Q _{rr}	I _F = 3.0 A, dl/dt = 100 A/μs, T _{.I} = 25 °C		18	27	nC
Reverse Recovery Fall Time	t _a	$_{1F} = 5.0 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}, \text{I}_{\text{J}} = 25 \text{ C}$		19		
Reverse Recovery Rise Time	t _b			3		ns

Notes:

- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.








TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Gate Charge

On-Resistance vs. Junction Temperature


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Source-Drain Diode Forward Voltage








Threshold Voltage

Single Pulse Power, Junction-to-Ambient



* $V_{GS} > \mbox{minimum} \ V_{GS}$ at which $R_{DS(on)}$ is specified


Safe Operating Area








TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Power Dissipation (W)

Document Number: 73683 S-81449-Rev. B, 23-Jun-08


^{*} The power dissipation P_D is based on $T_{J(max)}$ = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?73683.





PowerPAK® ChipFET® SINGLE PAD











Backside view of single pad

DIM.	MILLIMETERS			INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.85	0.028	0.030	0.033	
A ₁	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D ₂	1.75	1.87	2.00	0.069	0.074	0.079	
D ₃	0.20	0.25	0.30	0.008	0.010	0.012	
E	1.82	1.90	1.98	0.072	0.075	0.078	
E ₂	1.38	1.50	1.63	0.054	0.059	0.064	
E ₃	0.45	0.50	0.55	0.018	0.020	0.022	
е	0.65 BSC			0.026 BSC			
Н	0.15	0.20	0.25	0.006	0.008	0.010	
K	0.25	-	-	0.010	-	-	
K ₁	0.30	-	-	0.012	-	-	
L	0.30	0.35	0.40	0.012	0.014	0.016	


Document Number: 73203 www.vishay.com 19-Jul-10


Package Information


Vishay Siliconix





PowerPAK® ChipFET® DUAL PAD











Backside view of dual pad


DIM.	MILLIMETERS			INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.85	0.028	0.030	0.033	
A ₁	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D ₂	1.07	1.20	1.32	0.042	0.047	0.052	
Е	1.82	1.90	1.98	0.072	0.075	0.078	
E ₂	0.92	1.05	1.17	0.036	0.041	0.046	
е	0.65 BSC			0.026 BSC			
Н	0.15	0.20	0.25	0.006	0.008	0.010	
K	0.20	-	-	0.008	-	-	
K ₁	0.20	-	-	0.008	-	-	
ı	0.30	0.35	0.40	0.012	0.014	0.016	

www.vishay.com Document Number: 73203 2 19-Jul-10

DWG: 5940

VISHAY.

RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Dual



Recommended Minimum Pads Dimensions in mm/(Inches)

Note: This is Flipped Mirror Image Pin #1 Location is Top Left Corner

Return to Index





Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 www.vishay.com Revision: 11-Mar-11