P93U422 HIGH SPEED 256 × 4 **CMOS STATIC RAM**

T-46-23-08

FEATURES

- Universal 256 × 4 Static RAM
- One part, the 93U422, replaces the following bipolar and CMOS parts:
 - 93422A
 - 93422
 - -- 93L422A
 - 93L422
- PACE Technology™ for High Performance/Low
- Fast Access Time
 - 35 ns (Commercial)
 - 35 ns (Military)
- Standard 400 mil DIP and Chip carrier packages

- CMOS for Low Power
 - 440 mW (Commercial)
 - 495 mW (Military)
- 5V Power Supply ±10% for both commercial and military temperature ranges
- Separate I/O
- Fully static operation with equal access and cycle
- Resistant to single event upset and latchup due to advanced process and design improvements
- Capable of withstanding greater than 2000V static discharge

DESCRIPTION


The P93U422 is a universal device designed to replace the entire 93 and 93L 256×4 bit static RAM families. The memory requires no clocks or refreshing and has equal access and cycle times. Inputs and outputs are fully TTL compatible. Operation is from a single 5 Volt supply. Easy memory expansion is provided by an active LOW chip select one (CS₁) and an active HIGH chip select two (CS₂) as well as 3-state outputs.

The P93U422 is part of the PACE RAM™ family of static RAMs. These high performance static RAMs are manufactured using PACE Technology™.


PACE Technology is Performance Advanced CMOS Engineered to use 0.8 micron effective channel lengths to give 500 picoseconds loaded* internal gate delays. PACE Technology™ includes two level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection, single event upset protection, and is supported by a class 2 environment volume production facility. The P93U422 is one of a family of PACE RAM™ products offering super fast access times.

*For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V. For a fan-in/fan-out of 1, the internal gate delay is 200 picoseconds at room temperature and 5.0V.

LOGIC BLOCK DIAGRAM



PIN CONFIGURATIONS



SEMICONDUCTOR CORPORATION

Means Quality, Service and Speed

MAXIMUM RATINGS(1,2)

PERFORMANCE

(Above which the useful life may be impaired.)

T-46-23-08

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 22 to Pin 8)	-0.5V to +7.0V
DC Voltage Applied to Outputs for High Output State	-0.5V to V _{CC} + 0.5V
DC Input Voltage	-0.5V to V _{CC} + 0.5V

Output Current, Into Outputs (Low)	20mA
DC Input Current	-30 mA to +5.0mA
Static Discharge Voltage (per MIL-STD-883 Method 3015.2)	>2000V
Latchup Current	>200mA

OPERATING RANGE

Range	V _{CC}	Ambient Temperature	Range ⁽⁶⁾	V _{CC}	Ambient Temperature
Commercial	5V ±10%	0°C to 75°C	Military	5V ±10%	-55°C to +125°C

DC ELECTRICAL CHARACTERISTICS(6)

Over Operating Range (Commercial and Military)

Parameters	Description	Test Cond	itions	P93U422		I
rarameters	Description	lest Cond	IIIONS	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or	V _{IL} , I _{OH} = -5.2 mA	2.4		٧
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} or	V _{IL} , I _{OL} = 8.0 mA		0.45	٧
VIH	Input HIGH Level			2.1		v
V _{IL}	Input LOW Level				0.8	v
I _{IL}	Input LOW Current	V _{IN} = 0.40 V			-300	μΑ
I _{IH}	Input HIGH Current	V _{CC} = Max., V _{IN} = 4.5 V			40	μΑ
I _{SC}	Output Short Circuit Current(3)	V _{CC} = Max., V _{OUT} = 0.0	V		-70	mA
			T _A = 125°C		70	
1	Power Supply Current	All Inputs = GND	T _A = 75°C		70	
Icc	Power Supply Current	V _{CC} = Max.	T _A = 0°C		80	mA
			T _A = -55°C		90	
V_{CL}	Input Clamp Voltage	I _{IN} = -10mA			-1.5	٧
1	Output Lookago Current	V _{OUT} = 2.4V, V _{CC} = Max			50	
ICEX	Output Leakage Current	V _{OUT} = 0.5V, V _{CC} = Max.		-50		μΑ

CAPACITANCE

Parameters	Description	P93U422	Units	Parameters	Description	P93U422	Units
		Typ.			2 000.19.1011	Тур.	0
C _{IN}	Input Pin Capacitance ⁽⁴⁾	5	рF	C _{OUT}	Output Pin Capacitance ⁽⁴⁾	7	pF

Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.

3) For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

4) Tested on a sample basis.

¹⁾ These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields, however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

T-46-23-08

SWITCHING CHARACTERISTICS

An active LOW write enable (WE) controls the writing/reading operation of the memory. When the chip select one (CS₁) and the write enable (WE) are LOW and chip select two (CS2) is HIGH, the information on data inputs (D₀ through D₃) is written into the addressed memory word and preconditions the output circuitry so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery

glitch". Reading is performed with chip select one (CS₁) LOW, chip select two (CS₂) HIGH, write enable (WE) HIGH and output enable (OE) LOW. The information stored in the addressed word is read out on the non-inverting outputs (O₀ through O₃). The outputs of the memory go to an inactive high impedance state whenever chip select one (CS₁) is HIGH, chip select two (CS2) is LOW, output enable (OE) is HIGH, or during the writing operation when write enable (WE) is LOW.

MODE SELECT TABLE

		Input			Output	
CS ₂	CS ₁	WE	OE	Dn	On	Mode
L	Х	Χ.	Х	Х	*HIGH Z	Not Select
Х	Н	Х	Х	Х	*HIGH Z	Not Select
Н	L	X	Н	Х	*HIGH Z	Output Disable
н	٦	Н	L	х	Selected Data	Read Data

		Input		Output		
CS ₂	CS ₁	WE	OE	Dn	On	Mode
Ή	L	L	Х	با	*HIGH Z	Write "0"
Н	L	L	X	Н	*HIGH Z	Write "1"

Notes:

H = HIGH L = LOW X = Don't Care

*HIGH Z implies outputs are disabled or off. This condition is defined as high impedance state for the P93U422.

SWITCHING CHARACTERISTICS (5.6)


Over Operating Range (Commercial and Military)

Parameters	Description	P93U422		
	Description	Min.	Max.	Units
t _{PLH(A)} ⁽⁷⁾ t _{PHL(A)} ⁽⁷⁾	Delay from Address to Output (Address Access Time) (See Fig. 2)		35	ns
t _{PZH} (CS ₁ , CS ₂) ⁽⁸⁾ t _{PZL} (CS ₁ , CS ₂) ⁽⁸⁾	Delay from Chip Select to Active Output and Correct Data (See Fig. 2)		25	ns
t _{PZH} (WE) ⁽⁸⁾ t _{PZL} (WE) ⁽⁸⁾	Delay from Write Enable to Active Output and Correct Data (Write Recovery)(See Fig. 1)		25	ns
t _{PZH} (OE) ⁽⁸⁾ t _{PZL} (OE) ⁽⁸⁾	Delay from Output Enable to Active Output and Correct Data (See Fig. 2)		25	ns
t _s (A)	Setup Time Address (Prior to Initiation of Write)(See Fig. 1)	5		ns
t _h (A)	Hold Time Address (After Termination of Write)(See Fig. 1)	5		ns
t _s (DI)	Setup Time Data Input (Prior to Initiation of Write)(See Fig. 1)	5		ns
t _h (DI)	Hold Time Data Input (After Termination of Write)(See Fig. 1)	5		ns
t _s (CS ₁ , CS ₂)	Setup Time Chip Select (Prior to Initiation of Write)(See Fig. 1)	5		ns
th (CS ₁ , CS ₂)	Hold Time Chip Select (After Termination of Write)(See Fig. 1)	5		ns
t _{pw} (WE)	Minimum Write Enable Pulse Width (to Insure Write)(See Fig. 1)	20		ns
t _{PHZ} (CS ₁ , CS ₂) ⁽⁸⁾ t _{PLZ} (CS ₁ , CS ₂) ⁽⁸⁾	Delay from Chip Select to Inactive Output (HIGH Z)(See Fig. 2)		30	ns
t _{PHZ} (WE) ⁽⁸⁾ t _{PLZ} (WE) ⁽⁸⁾	Delay from Write Enable to Inactive Output (HIGH Z)(See Fig. 1)		30	ns
t _{PHZ} (OE) ⁽⁸⁾ t _{PLZ} (OE) ⁽⁸⁾	Delay from Output Enable to Inactive Output (HIGH Z)(See Fig. 2)		30	ns


- 5) Test conditions assume signal transition times of 10 ns or less
- 6) Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 7) $t_{PLH}(A)$ and $t_{PHL}(A)$ are tested with S_1 closed and $C_L = 15$ pF with both input and output timing referenced to 1.5V.
- 8) t_{PZH}(WE), t_{PZH}(CS₁, CS₂) and t_{PZH}(OE) are measured with S₁ open, C_L = 15 pF and with both the input and output timing referenced to 1.5V. $t_{PZL}(\overline{WE})$, $t_{PZL}(\overline{CS}_1, CS_2)$ and $t_{PZL}(\overline{OE})$ are measured with S_1 closed, $C_L = 15$ pF and with both the input and output timing referenced to 1.5V.
 - $_{\rm tpHZ}(\overline{
 m WE}),\, _{\rm tpHZ}(\overline{
 m CS}_1,\, {
 m CS}_2)$ and $_{\rm tpHZ}(\overline{
 m OE})$ are measured with ${
 m S}_1$ open, ${
 m C}_L$ < 5 pF and are measured between the 1.5 V level on the input to the VOH - 500mV level on the output.
- $t_{PLZ}(\overrightarrow{NE}), t_{PLZ}(\overrightarrow{CS}_1, CS_2)$ and $t_{PLZ}(\overrightarrow{OE})$ are measured with S_1 closed, $C_L < 5$ pF and are measured between the 1.5V level on the input to the Vol. +500mV level on the output.

SWITCHING TEST

Test Circuits (7,8)



T-46-23-08



KEY TO DIAGRAM

Waveform	inputs	Outputs
	Must be steady	Will be steady
777777	May change from H to L	Will be changing from H to L
7////	May change from L to H	Will be changing from L to H

Waveform	Inputs	Outputs
*****	Don't care; any change permitted	Changing; state unknown
}}- €	Does not apply	Center line is high impedance "off" state

SWITCHING WAVEFORMS

Write Mode (with OE = Low)




Figure 1.

Read Mode




Figure 2.

P93U422

PERFORMANCE SEMICONDUCTOR CORPORATION

T-46-23-08 SELECTION GUIDE
(For higher performance and lower power refer to the P4C422 data sheet)

Maximum Access	Commercial	35	Maximum Operating	Commercial	80
Time (ns)	Military	35	Current (mA)	Military	90
\	<u> </u>				

ORDERING INFORMATION

Ordering Code	Package Type	Operating Range	
P4C422-35PC or P93U422-35PC	Plastic DIP	Commercial	
P4C422-35DC or P93U422-35DC	Ceramic DIP	Commercial	
P4C422-35LC or P93U422-35LC	LCC	Commercial	

Ordering Code	Package Type	Operating Range
P4C422-35DMB or P93U422-35DMB	Ceramic DIP	Military
P4C422-35LMB or P93U422-35LMB	LCC	Military