TECHNICAL MANUAL

LSI53C1020 PCI-X to Ultra320 SCSI Controller

June 2002

Version 2.0



This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.

LSI Logic products are not intended for use in life-support appliances, devices, or systems. Use of any LSI Logic product in such applications without written consent of the appropriate LSI Logic officer is prohibited.

Document DB14-000176-02, Version 2.0 (June 2002)

This document describes the LSI Logic Corporation's LSI53C1020 PCI-X to Ultra320 SCSI Controller and will remain the official reference source for all revisions/releases of this product until rescinded by an update.

LSI Logic Corporation reserves the right to make changes to any products herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase or use of a product from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or third parties.

Copyright © 2001, 2002 by LSI Logic Corporation. All rights reserved.

TRADEMARK ACKNOWLEDGMENT

The LSI Logic logo design, Fusion-MPT, Integrated Mirroring, LVDlink, SDMS, SureLINK, and TolerANT are trademarks or registered trademarks of LSI Logic Corporation. ARM and Multi-ICE are registered trademarks of ARM Ltd., used under license. All other brand and product names may be trademarks of their respective companies.

ΑP

To receive product literature, visit us at http://www.lsilogic.com.

For a current list of our distributors, sales offices, and design resource centers, view our web page located at

http://www.lsilogic.com/contacts/na_salesoffices.html

Preface

This book is the primary reference and technical manual for the LSI53C1020 PCI-X to Ultra320 SCSI Controller. It contains a functional description for the LSI53C1020 and the physical and electrical specifications for the LSI53C1020.

Audience

This document assumes that you have some familiarity with microprocessors and related support devices. The people who benefit from this book are:

- Engineers and managers who are evaluating the LSI53C1020 for use in a system
- Engineers who are designing the LSI53C1020 into a system

Organization

This document has the following chapters and appendix:

- Chapter 1, Introduction, provides an overview of the LSI53C1020 features and capabilities.
- Chapter 2, Functional Description, provides a detailed functional description of the LSI53C1020 operation. This chapter describes how the LSI53C1020 implements the PCI/PCI-X and SCSI bus specifications.
- Chapter 3, Signal Description, provides a detailed signal description of the LSI53C1020.
- Chapter 4, PCI Host Register Description, provides a bit level description of the host register set of the LSI53C1020 host register set.

- Chapter 5, Specifications, provides the electrical and physical characteristics of the LSI53C1020.
- Appendix A, Register Summary, provides a register map for the LSI53C1020.

Related Publications

LSI Logic Documents

Fusion-MPT Device Management User's Guide, Version 2.0, DB15-000186-02

LSI Logic World Wide Web Home Page

www.lsilogic.com

ANSI

11 West 42nd Street New York, NY 10036 (212) 642-4900

Global Engineering Documents

15 Inverness Way East Englewood, CO 80112 (800) 854-7179 or (303) 397-7956 (outside U.S.) FAX (303) 397-2740

ENDL Publications

14426 Black Walnut Court Saratoga, CA 95070 (408) 867-6642

Document names: SCSI Bench Reference, SCSI Encyclopedia, SCSI Tutor

Prentice Hall

113 Sylvan Avenue Englewood Cliffs, NJ 07632 (800) 947-7700

Ask for SCSI: Understanding the Small Computer System Interface, ISBN 0-13-796855-8

SCSI Electronic Bulletin Board

(719) 533-7950

PCI Special Interest Group

2575 N. E. Katherine Hillsboro, OR 97214

(800) 433-5177; (503) 693-6232 (International); FAX (503) 693-8344

Conventions Used in This Manual

The first time a word or phrase is defined in this manual, it is italicized.

The word *assert* means to drive a signal true or active. The word *deassert* means to drive a signal false or inactive. Signals that are active LOW end with a "/."

Hexadecimal numbers are indicated by the prefix "0x" —for example, 0x32CF. Binary numbers are indicated by the prefix "0b" —for example, 0b0011.0010.1100.1111.

Revision History

Revision	Date	Remarks
Final Version 2.0	4/2002	Added the register summary appendix. Updated the electrical characteristics. Updated the Index.
Preliminary Version 1.0	2/2002	Updated the description of Fusion-MPT architecture in Chapter 1. Updated the External Memory Interface descriptions in Chapter 2. Added the Test Interface description to Chapter 2. Added the Zero Channel RAID interface description to Chapters 2 and 3. Updated the MAD Power-On Sense pin description in Chapter 3. Updated the signal descriptions and lists to include the ZCR-related pins. Updated the electrical and environmental characteristics in Chapter 5. Removed the figures relating to SE SCSI electrical and timing characteristics from Chapter 5. Removed the SCSI timing information from Chapter 5 and referred readers to the SCSI specification. Removed the PSBRAM interface and all related information.
Advance Version 0.1	4/2001	Initial release of document.

Contents

Chapter 1	Intro	duction		
	1.1	Genera	al Description	1-1
	1.2	Benefit	s of the Fusion-MPT Architecture	1-5
	1.3	Benefit	s of PCI-X	1-6
	1.4	Benefit	s of Ultra320 SCSI	1-7
	1.5	Benefit	s of SureLINK (Ultra320 SCSI Domain Validation)	1-7
	1.6	Benefit	s of LVDlink Technology	1-8
	1.7	Benefit	s of TolerANT [®] Technology	1-8
	1.8	Summa	ary of LSI53C1020 Features	1-9
		1.8.1	SCSI Performance	1-9
		1.8.2	PCI Performance	1-10
		1.8.3	Integration	1-11
		1.8.4	Flexibility	1-11
		1.8.5	Reliability	1-12
		1.8.6	Testability	1-12
Chapter 2	Fund	ctional D	escription	
•	2.1		Diagram Description	2-2
		2.1.1	Host Interface Module Description	2-4
		2.1.2	SCSI Channel Module Description	2-6
	2.2	Fusion-	-MPT Architecture Overview	2-7
	2.3	PCI Fu	nctional Description	2-8
		2.3.1	PCI Addressing	2-8
		2.3.2	PCI Commands and Functions	2-9
		2.3.3	PCI Arbitration	2-15
		2.3.4	PCI Cache Mode	2-15
		2.3.5	PCI Interrupts	2-15
		2.3.6	Power Management	2-16

	2.4	Ultra320 SCSI Functional Description	2-18
		2.4.1 Ultra320 SCSI Features	2-18
		2.4.2 SCSI Bus Interface	2-23
	2.5	External Memory Interfaces	2-24
		2.5.1 Flash ROM Interface	2-24
		2.5.2 NVSRAM Interface	2-26
	2.6	Serial EEPROM Interface	2-27
	2.7	Zero Channel RAID	2-28
	2.8	Multi-ICE Test Interface	2-30
Chapter 3	Signa	al Description	
	3.1	Signal Organization	3-2
	3.2	PCI Bus Interface Signals	3-4
		3.2.1 PCI System Signals	3-4
		3.2.2 PCI Address and Data Signals	3-5
		3.2.3 PCI Interface Control Signals	3-6
		3.2.4 PCI Arbitration Signals	3-7
		3.2.5 PCI Error Reporting Signals	3-7
		3.2.6 PCI Interrupt Signals	3-8
	3.3	PCI-Related Signals	3-8
	3.4	SCSI Interface Signals	3-9
	3.5	Memory Interface	3-12
	3.6	Zero Channel RAID (ZCR) Interface	3-13
	3.7	Test Interface	3-14
	3.8	GPIO and LED Signals	3-16
	3.9	Power and Ground Pins	3-17
	3.10	Power-On Sense Pins Description	3-19
	3.11	Internal Pull-Ups and Pull-Downs	3-23
Chapter 4	PCI I	Host Register Description	
	4.1	PCI Configuration Space Register Description	4-1
	4.2	I/O Space and Memory Space Register Description	4-32

	Inde	x		
Appendix A	Register Summary			
	5.5	Package Drawings	5-13	
	5.4	External Memory Timing Diagrams	5-11	
	5.3	AC Characteristics	5-9	
	5.2	TolerANT Technology Electrical Characteristics	5-7	
	5.1	DC Characteristics	5-1	
Chapter 5	Specifications			

Customer Feedback

Contents

Figures

1.1	Typical LSI53C1020 Board Application	1-3
1.2	Typical LSI53C1020 System Application	1-4
2.1	LSI53C1020 Block Diagram	2-3
2.2	Paced Transfer Example	2-20
2.3	Example of Precompensation	2-21
2.4	Flash ROM Block Diagram	2-25
2.5	NVSRAM Diagram	2-27
2.6	ZCR Circuit Diagram for the LSI53C1020	
	and LSI53C1000R	2-29
3.1	LSI53C1020 Functional Signal Grouping	3-3
5.1	LVD Driver	5-3
5.2	LVD Receiver	5-4
5.3	Rise and Fall Time Test Condition	5-8
5.4	SCSI Input Filtering	5-9
5.5	External Clock	5-10
5.6	Reset Input	5-10
5.7	Interrupt Output	5-11
5.8	Flash ROM Address Timing	5-11
5.9	Flash ROM Read Timing	5-12
5.10	Flash ROM Write Timing	5-12
5.11	Flash ROM Polling	5-13
5.12	LSI53C1020 456-Pin BGA Top View	5-14
5.13	456-Pin EPBGA (KY) Mechanical Drawing	5-20

Tables

2.1	PCI/PCI-X Bus Commands and Encodings	2-10
2.2	Power States	2-16
2.3	Flash ROM Size Programming	2-24
2.4	Flash Signature Value	2-26
2.5	PCI Configuration Record in Serial EEPROM	2-28
2.6	20-Pin Multi-ICE Header Pinout	2-30
3.1	PCI System Signals	3-4
3.2	PCI Address and Data Signals	3-5
3.3	PCI Interface Control Signals	3-6
3.4	PCI Arbitration Signals	3-7
3.5	PCI Error Reporting Signals	3-7
3.6	PCI Interrupt Signal	3-8
3.7	PCI-Related Signals	3-8
3.8	SCSI Bus Clock Signal	3-9
3.9	SCSI Channel Interface Signals	3-10
3.10	SCSI Channel Control Signals	3-11
3.11	Flash ROM/NVSRAM Interface Signals	3-12
3.12	Serial EEPROM Interface Signals	3-13
3.13	ZCR Configuration Signals	3-13
3.14	JTAG, ICE, and Debug Signals	3-14
3.15	LSI Logic Test Signals	3-15
3.16	GPIO and LED Signals	3-16
3.17	Power and Ground Pins	3-18
3.18	MAD Power-On Sense Pin Options	3-20
3.19	Flash ROM Size Programming	3-22
3.20	Pull-Up and Pull-Down Signal Conditions	3-23
4.1	LSI53C1020 PCI Configuration Space Address Map	4-2
4.2	Subsystem ID Register Download Conditions and Values	4-15
4.3	Multiple Message Enable Field Bit Encoding	4-24
4.4	Maximum Outstanding Split Transactions	4-28
4.5	Maximum Memory Read Count	4-29
4.6	PCI I/O Space Address Map	4-32
4.7	PCI Memory [0] Address Map	4-33
4.8	PCI Memory [1] Address Map	4-33
4.9	Interrupt Signal Routing	4-41
5.1	Absolute Maximum Stress Ratings	5-2

5.2	Operating Conditions	5-2
5.3	LVD Driver SCSI Signals - SACK±, SATN±, SBSY±,	
	SCD±, SD[15:0]±, SDP[1:0]±, SIO±, SMSG±, SREQ±,	
	SRST±, SSEL±	5-3
5.4	LVD Receiver SCSI Signals - SACK±, SATN±, SBSY±,	
	SCD±, SD[15:0]±, SDP[1:0]±, SIO±, SMSG±, SREQ±,	
	SRST±, SSEL±	5-3
5.5	DIFFSENS SCSI Signal	5-4
5.6	Input Capacitance	5-4
5.7	8 mA Bidirectional Signals – GPIO[7:0], MAD[15:0],	
	MADP[1:0], SerialDATA	5-5
5.8	8 mA PCI Bidirectional Signals – ACK64/, AD[63:0],	
	C_BE[7:0]/, DEVSEL/, FRAME/, IRDY/, PAR, PAR64,	
	PERR/, REQ64/, SERR/, STOP/, TRDY/	5-5
5.9	Input Signals – CLK, CLKMODE_0, CLKMODE_1,	
	DIS_PCI_FSN/, DIS_SCSI_FSN/, GNT/, IDDTN, IDSEL,	
	IOPD_GNT/, PVT1, PVT2, SCANEN, SCANMODE,	
	SCLK, TCK_CHIP, TCK_ICE, TESTACLK, TESTCLKEN,	
	TESTHCLK, TDI_CHIP, TDI_ICE, TMS_CHIP, TMS_ICE,	
	TN, TRST_ICE/, TST_RST/, ZCR_EN/	5-6
5.10	8 mA Output Signals – ADSC/, ADV/, ALT_INTA/,	
	BWE[1:0]/, FLSHALE[1:0]/, FLSHCE/, INTA/, MCLK,	
	MOE/, PIPESTAT[2:0], RAMCE/, REQ/, RTCK_ICE,	
	SerialCLK, TDO_CHIP, TDO_ICE, TRACECLK, TRACEPKT[7:0], TRACESYNC	5-6
5.11	12 mA Output Signals – A_LED/, B_LED/, HB_LED/	5-6
5.12	TolerANT Technology Electrical Characteristics	5-0
5.12	for SE SCSI Signals	5-7
5.13	External Clock	5-7 5-9
5.14		5-10
5.14	Reset Input	5-10 5-10
	Interrupt Output	
A.1	LSI53C1020 PCI Registers	A-1
A.2	LSI53C1020 PCI I/O Space Registers	A-3
A.3	LSI53C1020 PCI Memory [0] Registers	A-4

Chapter 1 Introduction

This chapter provides a general overview of the LSI53C1020 PCI-X to Ultra320 SCSI Controller. This chapter contains the following sections:

- Section 1.1, "General Description"
- Section 1.2, "Benefits of the Fusion-MPT Architecture"
- Section 1.3, "Benefits of PCI-X"
- Section 1.4, "Benefits of Ultra320 SCSI"
- Section 1.5, "Benefits of SureLINK (Ultra320 SCSI Domain Validation)"
- Section 1.6, "Benefits of LVDlink Technology"
- Section 1.7, "Benefits of TolerANT® Technology"
- Section 1.8, "Summary of LSI53C1020 Features"

1.1 General Description

The LSI53C1020 PCI-X to Single Channel Ultra320 SCSI Controller brings Ultra320 SCSI performance to host adapter, workstation, and server designs, making it easy to add a high-performance SCSI bus to any PCI or PCI-X system. The LSI53C1020 supports both the *PCI Local Bus Specification, Revision 2.2*, and the *PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a.*¹

The LSI53C1020 is pin compatible with the LSI53C1000R PCI to Ultra160 SCSI Controller to provide an easy and safe migration path to Ultra320 SCSI. The LSI53C1020 supports up to a 64-bit, 133 MHz PCI-X


^{1.} In some instances, this manual references PCI-X explicitly. References to the PCI bus may be inclusive of both the PCI specification and PCI-X addendum, or may only refer to the PCI bus depending on the operating mode of the device.

bus. The Ultra320 SCSI features for the LSI53C1020 include: double transition (DT) clocking, packetized protocol, paced transfers, quick arbitrate and select (QAS), skew compensation, intersymbol interference (ISI) compensation, cyclic redundancy check (CRC), and domain validation technology. These features comply with the American National Standard Institute (ANSI) T10 SCSI Parallel Interface-4 (SPI-4) draft specification.

DT clocking enables the LSI53C1020 to achieve data transfer rates of up to 320 megabytes per second (Mbytes/s). Packetized protocol increases data transfer capabilities with SCSI information units. QAS minimizes SCSI bus latency by allowing the bus to directly enter the arbitration/selection bus phase after a SCSI disconnect and skip the bus-free phase. Skew compensation permits the LSI53C1020 to adjust for cable and bus skew on a per-device basis. Paced transfers enable high speed data transfers during DT data phases by using the REQ/ACK transition as a free running data clock. Precompensation enables the LSI53C1020 to adjust the signal drive strength to compensate for the charge present on the cable. CRC improves the SCSI data transmission integrity through enhanced detection of communication errors. SureLINK™ Domain Validation detects the SCSI bus configuration and adjusts the SCSI transfer rate to optimize bus interoperability and SCSI data transfer rates. SureLINK Domain Validation provides three levels of domain validation, assuring robust system operation.

The LSI53C1020 supports a local memory bus, which supports a standard serial EEPROM and allows local storage of the BIOS in Flash ROM memory. The LSI53C1020 supports programming of local Flash ROM memory for BIOS updates. Figure 1.1 shows a typical LSI53C1020 board application connected to external ROM memory.

Figure 1.1 Typical LSI53C1020 Board Application




The LSI53C1020 integrates a high-performance Ultra320 SCSI core and a 64-bit, 133 MHz PCI-X bus master direct memory access (DMA) core. The LSI53C1020 employs two ARM966E-S processors to meet the data transfer flexibility requirements of the Ultra320 SCSI, PCI, and PCI-X specifications. Separate ARM® processors support the SCSI channel and the PCI/PCI-X interface.

These processors implement the Fusion-MPT™ architecture, a multithreaded I/O algorithm that supports data transfers between the host system and SCSI devices with minimal host processor intervention. Fusion-MPT technology provides an efficient architecture that solves the protocol overhead problems of previous intelligent and nonintelligent adapter designs.

LVDlink[™] technology is the LSI Logic implementation of Low Voltage Differential (LVD) SCSI. LVDlink transceivers allow the LSI53C1020 to perform either Single-Ended (SE) or LVD transfers. Figure 1.2 illustrates a typical LSI53C1020 system application.

Figure 1.2 Typical LSI53C1020 System Application



The LSI53C1020 supports the Integrated Mirroring[™] (IM) technology, which provides physical mirroring of the boot volume through LSI53C1020 firmware. This feature provides extra reliability for the system's boot volume without burdening the host CPU. Keeping a second disk as a mirror requires the Fusion-MPT firmware, which performs writes to both the boot drive and the mirrored drive. The runtime mirroring of the boot drive is transparent to the BIOS, drivers, and operating system.

The IM firmware requires a configuration mechanism, which enables configuration of the mirroring attributes during initial setup or reconfiguration after hardware failures or changes in the system environment. Use the BIOS Configuration Utility or the IM DOS Configuration Utility to configure the IM firmware attributes. Using the LSI Logic BIOS and drivers adds support of physical device recognition for the purpose of Domain Validation and Ultra320 SCSI expander configuration. Host-based status software monitors the state of the mirrored drives and reports error conditions as they arise.

1.2 Benefits of the Fusion-MPT Architecture

The Fusion-MPT architecture provides an open architecture that is ideal for SCSI, Fibre Channel, and other emerging interfaces. The I/O interface is interchangable at the system and application level; embedded software uses the same device interface for SCSI and Fibre Channel implementations, just as application software uses the same storage management interfaces for SCSI and Fibre Channel implementations. LSI Logic provides Fusion-MPT device drivers that are binary compatible between Fibre Channel and Ultra320 SCSI interfaces.

The Fusion-MPT architecture improves overall system performance by requiring only a thin device driver, which offloads the intensive work of managing SCSI I/Os from the system processor to the LSI53C1020. Developed from the proven SDMS™ solution, the Fusion-MPT architecture delivers unmatched performance of up to 50,000 Ultra320 SCSI I/Os per second with minimal system overhead or device maintenance. The use of thin, easy-to-develop, common OS device drivers accelerates time to market by reducing device driver development and certification times.

The Fusion-MPT architecture provides an interrupt coalescing feature. Interrupt coalescing allows an I/O controller to send multiple reply messages in a single interrupt to the host processor. Sending multiple reply messages per interrupt reduces context switching of the host processor and maximizes the host processor efficiency, which results in a significant improvement of system performance. To use the interrupt coalescing feature, the host processor must be able to accept and manage multiple replies per interrupt.

The Fusion-MPT architecture also provides built-in device driver stability because the device driver need not change for each revision of the LSI53C1020 silicon or firmware. This architecture is a reliable, constant interface between the host device driver and the LSI53C1020. Changes within the LSI53C1020 are transparent to the host device driver, operating system, and user. The Fusion-MPT architecture also saves the user significant development and maintenance effort because it is not necessary to alter or redevelop the device driver when a revision of the LSI53C1020 device or firmware occurs.

1.3 Benefits of PCI-X

PCI-X doubles the maximum clock frequency of the conventional PCI bus. The *PCI-X Addendum to the PCI Local Bus Specification*, *Revision 1.0a*, defines enhancements to the proven *PCI Local Bus Specification*, *Revision 2.2*. PCI-X provides more efficient data transfers by enabling registered inputs and outputs, improves buffer management by including transaction information with each data transfer, and reduces bus overhead by restricting the use of wait states and disconnects. PCI-X also reduces host processor overhead by providing a wide range of error recovery implementations.

The LSI53C1020 supports up to a 133 MHz, 64-bit PCI-X bus and is backwards compatible with previous versions of the PCI/PCI-X bus.

According to the PCI-X addendum, the LSI53C1020 includes transaction information with all PCI-X transactions to enable more efficient buffer management schemes. Each PCI-X transaction contains a transaction sequence identifier (Tag), the identity of the initiator, and the number of bytes in the sequence. The LSI53C1020 clocks PCI-X data directly into and out of registers, which creates a more efficient data path. The LSI53C1020 increases bus efficiency because it does not insert wait states after the initial data phase when acting as a PCI-X target and never inserts wait states when acting as a PCI-X initiator.

1.4 Benefits of Ultra320 SCSI

Ultra320 SCSI is an extension of the SPI-4 draft specification that allows faster synchronous SCSI data transfer rates than Ultra160 SCSI. When enabled, Ultra320 SCSI performs 160 megatransfers per second, resulting in approximately double the synchronous data transfer rates of Ultra160 SCSI. The LSI53C1020 performs 16-bit, Ultra320 SCSI synchronous data transfers as fast as 320 Mbytes/s. This advantage is most noticeable in heavily loaded systems or large block size applications, such as video on-demand and image processing.

Ultra320 SCSI doubles both the data and clock frequencies from Ultra160 SCSI. Due to the increased data and clock speeds, Ultra320 SCSI introduces skew compensation and ISI compensation. These new features simplify system design by resolving timing issues at the chip level. Skew compensation adjusts for timing differences between data and clock signals caused by cabling, board traces, and so on. ISI compensation enhances the first pulse after a change in state to ensure data integrity.

Ultra320 SCSI includes CRC, which offers higher levels of data reliability by ensuring complete integrity of transferred data. CRC is a 32-bit scheme, referred to as CRC-32. CRC guarantees detection of all single or double bit errors, as well as any combination of bit errors within a single 32-bit range.

1.5 Benefits of SureLINK (Ultra320 SCSI Domain Validation)

SureLINK Domain Validation software ensures robust SCSI interconnect management and low-risk Ultra320 SCSI implementations by extending the domain validation guidelines documented in the SPI-4 specifications. Domain validation verifies that the system is capable of transferring data at Ultra320 SCSI speeds, allowing the LSI53C1020 to renegotiate to a lower data transfer speed and bus width if necessary. SureLINK Domain Validation is the software control for the domain validation manageability enhancements in the LSI53C1020. SureLINK Domain Validation software provides domain validation management at boot time as well as during system operation.

SureLINK Domain Validation provides three levels of integrity checking on a per-device basis: Basic (Level 1) with inquiry command; Enhanced (Level 2) with read/write buffer; and Margined (Level 3) with margining of drive strength and slew rates.

1.6 Benefits of LVDlink Technology

The LSI53C1020 supports LVD through LVDlink technology. This signaling technology increases the reliability of SCSI data transfers over longer distances than are supported by SE SCSI. The low current output of LVD allows the I/O transceivers to be integrated directly onto the chip. To allow the use of the LSI53C1020 in both legacy and Ultra320 SCSI applications, this device features universal LVDlink transceivers that support LVD SCSI and SE SCSI.

1.7 Benefits of TolerANT® Technology

The LSI53C1020 features TolerANT technology, which provides active negation on the SCSI drivers and input signal filtering on the SCSI receivers. Active negation causes the SCSI Request, Acknowledge, Data, and Parity signals to be actively driven high rather than passively pulled up by terminators.

TolerANT receiver technology improves data integrity in unreliable cabling environments where other devices would be subject to data corruption. TolerANT receivers filter the SCSI bus signals to eliminate unwanted transitions, without the long signal delay associated with RC-type input filters. This improved driver and receiver technology helps ensure correct clocking of data. TolerANT input signal filtering is a built-in feature of the LSI53C1020 and all LSI Logic Fast SCSI, Ultra SCSI, Ultra2 SCSI, Ultra160 SCSI, and Ultra320 SCSI devices.

TolerANT technology increases noise immunity, balances duty cycles, and improves SCSI transfer rates. In addition, TolerANT SCSI devices do not cause glitches on the SCSI bus at power-up or power-down, which protects other devices on the bus from data corruption. When used with the LVDlink transceivers, TolerANT technology provides excellent signal quality and data reliability in real world cabling environments. TolerANT technology is compatible with both the Alternative One and Alternative Two termination schemes proposed by the ANSI.

1.8 Summary of LSI53C1020 Features

This section provides a summary of the LSI53C1020 features and benefits. It contains information on SCSI Performance, PCI Performance, Integration, Flexibility, Reliability, and Testability.

1.8.1 SCSI Performance

The LSI53C1020 contains the following SCSI performance features:

- Supports Ultra320 SCSI
 - Paced transfers using a free running clock
 - 320 Mbytes/s SCSI data transfer rate
 - Mandatory packetized protocol
 - Quick arbitrate and select (QAS)
 - Skew compensation with bus training
 - Transmitter precompensation to overcome ISI effects for SCSI data signals
 - Retained training information (RTI)
- Offers a performance-optimized architecture
 - Two ARM966E-S processors provide high performance with low latency
 - Designed for optimal packetized performance
- Uses proven integrated LVDlink transceivers for direct attach to either LVD or SE SCSI buses with precision-controlled slew rates
- Expander communication protocol (ECP)
- Uses the Fusion-MPT (Message Passing Technology) drivers to provide full operating system support for the Windows, Linux, Solaris, SCO Openserver, UnixWare, OpenUnix 8, and NetWare operating systems

1.8.2 PCI Performance

The LSI53C1020 supports the following PCI features:

- 133 MHz, 64-bit PCI/PCI-X interface that:
 - Operates at 33 MHz or 66 MHz PCI
 - Operates at up to 133 MHz PCI-X
 - Supports 32-bit or 64-bit data
 - Supports 32-bit or 64-bit addressing through Dual Address Cycles (DACs)
 - Provides a theoretical 1066 Mbytes/s zero wait state transfer rate
 - Complies with the PCI Local Bus Specification, Revision 2.2
 - Complies with the PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a
 - Complies with the PCI Power Management Interface Specification, Revision 1.1
 - Complies with the PC2001 System Design Guide
- Offers unmatched performance through the Fusion-MPT architecture
- Provides high throughput and low CPU utilization to offload the host processor
- SCSI Interrupt Steering Logic (SISL) provides alternate interrupt routing for RAID applications
- Reduces Interrupt Service Routine (ISR) overhead with interrupt coalescing
- Supports 32-bit or 64-bit data bursts with variable burst lengths
- Supports the PCI Cache Line Size register
- Supports the PCI Memory Write and Invalidate, Memory Read Line, and Memory Read Multiple commands
- Supports the PCI-X Memory Read Dword, Split Completion, Memory Read Block, and Memory Write Block commands
- Supports up to eight PCI-X outstanding split transactions
- Supports Message Signaled Interrupts (MSIs)

1.8.3 Integration

The following features make the LSI53C1020 easy to integrate:

- Backwards compatible with previous revisions of the PCI and SCSI specifications
- Pin compatible with the LSI53C1000R PCI to Ultra160 SCSI Controller
- Low-risk migration path to Ultra320 SCSI from the LSI53C1000R
- Full 32-bit or 64-bit PCI/PCI-X DMA bus master
- Reduces time to market with the Fusion-MPT architecture
 - Single driver binary for SCSI and Fibre Channel products
 - Thin, easy to develop drivers
 - Reduced integration and certification effort
- Integrated LVDlink transceivers

1.8.4 Flexibility

The following features increase the flexibility of the LSI53C1020:

- Universal LVD transceivers are backward compatible with SE devices
- Flexible programming interface to tune I/O performance or to adapt to unique SCSI devices
- Supports MSI or pin-based (INTA/ or ALT_INTA/) interrupt signaling
- Capable of responding with multiple SCSI IDs
- Compatible with 3.3 V and 5.0 V PCI signaling
 - Drives and receives 3.3 V PCI signals
 - Receives 5.0 V PCI if the PCI5VBIAS pin connects to 5.0 V, but does not drive 5.0 V signals on the PCI bus

1.8.5 Reliability

The following features enhance the reliability of the LSI53C1020:

- ISI compensation
- 2 kV electrostatic discharge (ESD) protection on SCSI signals
- Latch-up protection greater than 150 mA
- Voltage feed-through protection
- IM technology provides physical mirroring of the boot volume
- High proportion of power and ground pins
- Power and ground isolation of I/O pads and internal chip logic
- Supports CRC checking and generation in double transition (DT) phases
- Comprehensive SureLINK Domain Validation technology:
 - Basic (Level 1) with inquiry command
 - Enhanced (Level 2) with read/write buffer
 - Margined (Level 3) with margining of drive strength and slew rates
- TolerANT technology provides:
 - Active negation of SCSI Data, Parity, Request, and Acknowledge signals for improved SCSI transfer rates
 - Input signal filtering on SCSI receivers improves data integrity, even in noisy cabling environments

1.8.6 Testability

These features enhance the testability of the LSI53C1020:

- All the SCSI signals are accessible through programmed I/O
- JTAG boundary scan
- ARM Multi-ICE[®] test interface for debugging purposes

Chapter 2 Functional Description

This chapter provides a subsytem level overview of the LSI53C1020, a discussion of the Fusion-MPT architecture, and a functional description of the LSI53C1020 interfaces. This chapter contains the following sections:

- Section 2.1, "Block Diagram Description"
- Section 2.2, "Fusion-MPT Architecture Overview"
- Section 2.3, "PCI Functional Description"
- Section 2.4, "Ultra320 SCSI Functional Description"
- Section 2.5, "External Memory Interfaces"
- Section 2.6, "Serial EEPROM Interface"
- Section 2.7, "Zero Channel RAID"
- Section 2.8, "Multi-ICE Test Interface"

The LSI53C1020 is a high-performance, intelligent PCI-X to Ultra320 SCSI Controller. The LSI53C1020 supports Revision 2.2 of the *PCI Local Bus Specification*, Revision 1.0a of the *PCI-X Addendum to the PCI Local Bus Specification*, and the proposed *SCSI Parallel Interface-4* (SPI-4) draft standard.

The LSI53C1020 employs the Fusion-MPT architecture to ensure robust system performance, to support binary compatibility of host software between the LSI Logic SCSI and Fibre Channel products, and to significantly reduce software development time. Refer to the *Fusion-MPT Device Management User's Guide* for more information on the Fusion-MPT architecture and how to control the LSI53C1020 using Fusion-MPT technology.


2.1 Block Diagram Description

The LSI53C1020 consists of two major modules: a host interface module and an Ultra320 SCSI channel module. The modules consist of the following components:

- Host Interface Module
 - Up to a 64-bit, 133 MHz PCI/PCI-X Interface
 - System Interface
 - I/O Processor (IOP)
 - DMA Arbiter and Router
 - Shared RAM
 - External Memory Interface
 - ♦ Flash ROM Memory Controller
 - ♦ NVSRAM
 - Timer and Configuration Control
 - Device Configuration Controller
 - ♦ Serial EEPROM Interface Controller
 - ♦ General Purpose I/O (GPIO) Interface
 - ♦ Chip Timer
- Ultra320 SCSI Channel Module
 - Datapath Engine
 - Context Manager
 - Ultra320 SCSI Core

Figure 2.1 illustrates the relationship between these modules.

Figure 2.1 LSI53C1020 Block Diagram



2.1.1 Host Interface Module Description

The host interface module provides an interface between the host driver and the SCSI channel. The host interface module controls system DMA transfers and the host side of the Fusion-MPT architecture. It also supports the external memory, serial EEPROM, and GPIO interfaces. This subsection provides a detailed explanation of the host interface submodules.

2.1.1.1 PCI Interface

The LSI53C1020 provides a PCI-X interface that supports up to a 64-bit, 133 MHz PCI-X bus. The interface is compatible with all previous implementations of the PCI specification. For more information on the PCI interface, refer to Section 2.3, "PCI Functional Description," page 2-8.

2.1.1.2 System Interface

The system interface efficiently passes messages between the LSI53C1020 and other I/O agents using a high-performance, packetized, mailbox architecture. The LSI53C1020 system interface coalesces PCI interrupts to minimize traffic on the PCI bus and maximize system performance.

All host accesses to the IOP, external memory, and timer and configuration subsystems pass through the system interface and use the primary bus. The host system initiates data transactions on the primary bus with the system interface registers. PCI Memory Space [0] and the PCI I/O Base Address registers identify the location of the system interface register set. Chapter 4, PCI Host Register Description, provides a bit-level description of the system interface register set.

2.1.1.3 I/O Processor (IOP)

The LSI53C1020 I/O processor (IOP) is a 32-bit ARM966E-S RISC processor. The IOP controls the system interface and uses the Fusion-MPT architecture to manage the host side of non-DMA accesses to the Ultra320 SCSI bus. The context manager uses the Fusion-MPT architecture to control the SCSI side of data transfers. The IOP and Context Manager completely manage all SCSI I/Os without host intervention. Refer to Section 2.2, "Fusion-MPT Architecture Overview," page 2-7, for more information on the Fusion-MPT architecture.

2.1.1.4 DMA Arbiter and Router

The descriptor-based DMA Arbiter and Router subsystem manages the transfer of memory blocks between local memory and the host system. The DMA channel includes PCI bus master interface logic, the internal bus interface logic, and a 256-byte system DMA FIFO.

2.1.1.5 Shared RAM

The host interface module physically contains the 96 Kbyte shared RAM. However, both the host interface module and the SCSI channel module access the shared RAM. The shared RAM holds a portion of the IOP and context manager firmware, as well as the request message queue and reply message queue. All non-DMA data transfers that use the request and reply message queues pass through the shared RAM.

2.1.1.6 External Memory Controller

The external memory controller subsystem provides a direct interface between the primary bus and the external memory subsystem. MAD[7:0] and MADP[0] compose the external memory bus. The LSI53C1020 supports the Flash ROM and NVSRAM interfaces through the external memory controller. The Flash ROM is optional if the LSI53C1020 is not the boot device and a suitable driver exists to initialize the device. The LSI53C1020 uses the NVSRAM for IM technology. For a detailed description of this block refer to Section 2.5, "External Memory Interfaces," page 2-24.

During power-up or reset the LSI53C1020 uses the MAD[15:0] and MADP[1:0] signals as Power-On Sense pins, which configure the LSI53C1020 through their pull-up or pull-down settings. Refer to Section 3.10, "Power-On Sense Pins Description," page 3-19, for a description of the Power-On Sense pin configuration options.

2.1.1.7 Timer, GPIO, and Configuration

This subsystem provides a free running timer to allow event time stamping and also controls the GPIO, LED, and serial EEPROM interfaces. The LSI53C1020 uses the free running timer to aid in tracking and managing SCSI I/Os. The LSI53C1020 generates the free running timer's microsecond time base by dividing the SCSI reference clock by 40.

The LSI53C1020 provides eight GPIO pins (GPIO[7:0]). These pins are under the control of the LSI53C1020 and default to the input mode upon PCI reset. The LSI53C1020 also provides three LED pins: A_LED/, B_LED/, and HB_LED/. Either firmware or hardware control A_LED/. The LSI53C1020 firmware controls B_LED/ and HB_LED/ (heartbeat LED). HB_LED/ indicates that the IOP is operational.

A 2-wire serial interface provides a connection to a nonvolatile external serial EEPROM. The serial EEPROM stores PCI configuration parameters for the LSI53C1020. Refer to Section 2.6, "Serial EEPROM Interface," page 2-27, for more information concerning the serial EEPROM.

2.1.2 SCSI Channel Module Description

The LSI53C1020 provides one SCSI bus channel. An Ultra320 SCSI core, a datapath engine, and a context manager support this SCSI channel. Refer to Section 2.4, "Ultra320 SCSI Functional Description," page 2-18, for an operational description of the LSI53C1020 SCSI channel.

2.1.2.1 Ultra320 SCSI Core

The Ultra320 SCSI core controls the SCSI bus interface.

2.1.2.2 Datapath Engine

The datapath engine manages the SCSI side of DMA transactions between the SCSI bus and the host system.

2.1.2.3 Context Manager

The context manager is an ARM966E-S processor. It controls the SCSI channel side of the LSI53C1020 Fusion-MPT architecture. The context manager controls the outbound queues, target mode I/O mapping, disconnect and reselect sequences, scatter/gather lists, and status reports.

2.2 Fusion-MPT Architecture Overview

The Fusion-MPT architecture provides two I/O methods for the host system to communicate with the IOP: the system interface doorbell and the message queues.

The system interface doorbell is a simple, message-passing mechanism that allows the PCI host system and IOP to exchange single, 32-bit dword messages. When the host system writes to the doorbell, the LSI53C1020 hardware generates a maskable interrupt to the IOP, which can then read the doorbell value and take the appropriate action. When the IOP writes a value to the doorbell, the LSI53C1020 hardware generates a maskable interrupt to the host system. The host system can then read the doorbell value and take the appropriate action.

There are two, 32-bit message queues: the request message queue and the reply message queue. The host uses the request queue to request an action by the LSI53C1020, and the LSI53C1020 uses the reply queue to return status information to the host. The request message queue consists of only the request post FIFO. The reply message queue consists of both the reply post FIFO and the reply free FIFO. The shared RAM contains the message queues.

Communication using the message queues occurs through request messages and reply messages. Request message frame descriptors are pointers to the request message frames and are passed through the request post FIFO. The request message frame data structure is up to 128 bytes in length and includes a message header and a payload. The header uniquely identifies the message. The payload contains information that is specific to the request. Reply message frame descriptors have one of two formats and are passed through the reply post FIFO. When indicating the successful completion of a SCSI I/O, the IOP writes the reply message frame descriptor using the Context Reply format, which is a message context. If a SCSI I/O does not complete successfully, the IOP uses the Address Reply format. In this case, the IOP pops a reply message frame from the reply free FIFO, generates a reply message describing the error, writes the reply message to system memory, and writes the address of the reply message frame to the reply post FIFO. The host can then read the reply message and take the appropriate action.

The doorbell mechanism provides both a high-priority communication path that interrupts the host system device driver and an alternative communication path to the message queues. Because data transport through the system doorbell occurs a single dword at a time, use the LSI53C1020 message queues for normal operation and data transport.

2.3 PCI Functional Description

The host PCI interface complies with the *PCI Local Bus Specification Revision 2.2* and the *PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a.* The LSI53C1020 supports up to a 133 MHz, 64-bit PCI-X bus. The LSI53C1020 provides support for 64-bit addressing with Dual Address Cycle (DAC).

2.3.1 PCI Addressing

The three physical address spaces the PCI specification defines are:

- PCI Configuration Space
- PCI I/O Space for operating registers
- PCI Memory Space for operating registers

The following sections describe the PCI address spaces.

2.3.1.1 PCI Configuration Space

The LSI53C1020 defines the PCI Configuration Space registers for the PCI function. The configuration space is a contiguous 256 x 8-bit set of addresses. The system BIOS initializes the configuration registers using PCI configuration cycles. The LSI53C1020 decodes C_BE[3:0]/ to determine if a PCI cycle intends to access the configuration register space. The IDSEL signal behaves as a chip select signal that enables access to the configuration register space only. The LSI53C1020 ignores configuration read/write cycles when IDSEL is not asserted.

2.3.1.2 PCI I/O Space

The PCI specification defines I/O Space as a contiguous, 32-bit I/O address that all system resources share, including the LSI53C1020. The I/O Base Address register determines the 256-byte PCI I/O area that the PCI device occupies.

2.3.1.3 PCI Memory Space

The LSI53C1020 contains two PCI memory spaces: PCI Memory Space [0] and PCI Memory Space [1]. PCI Memory Space [0] supports normal memory accesses while PCI Memory Space [1] supports diagnostic memory accesses. The LSI53C1020 requires 64 Kbytes of memory space.

The PCI specification defines memory space as a contiguous, 64-bit memory address that all system resources share. The Memory [0] Low and Memory [0] High registers determine which 64 Kbyte memory area PCI Memory Space [0] occupies. The Memory [1] Low and Memory [1] High registers determine which 64 Kbyte memory area PCI Memory Space [1] occupies.

2.3.2 PCI Commands and Functions

Bus commands indicate to the target the type of transaction the master is requesting. The master encodes the bus commands on the C_BE[3:0]/ lines during the address phase. The PCI bus command encodings appear in Table 2.1.

Table 2.1 PCI/PCI-X Bus Commands and Encodings¹

C_BE[3:0]/	PCI Command	PCI-X Command	Supports as Master	Supports as Slave
0b0000	Interrupt Acknowledge	Interrupt Acknowledge	No	No
0b0001	Special Cycle	Special Cycle	No	No
0b0010	I/O Read	I/O Read	Yes	Yes
0b0011	I/O Write	I/O Write	Yes	Yes
0b0100	Reserved	Reserved	N/A	N/A
0b0101	Reserved	Reserved	N/A	N/A
0b0110	Memory Read	Memory Read Dword	Yes	Yes
0b0111	Memory Write	Memory Write	Yes	Yes
0b1000	Reserved	Alias to Memory Read Block	PCI: N/A PCI-X: No	PCI: N/A PCI-X: Yes
0b1001	Reserved	Alias to Memory Write Block	PCI: N/A PCI-X: No	PCI: N/A PCI-X: Yes
0b1010	Configuration Read	Configuration Read	No	Yes
0b1011	Configuration Write	Configuration Write	No	Yes
0b1100	Memory Read Multiple	Split Completion	Yes	Yes ²
0b1101	Dual Address Cycle	Dual Address Cycle	Yes	Yes
0b1110	Memory Read Line	Memory Read Block	Yes	Yes ²
0b1111	Memory Write and Invalidate	Memory Write Block	Yes	Yes ³

^{1.} The LSI53C1020 ignores reserved commands as a slave and never generates them as a master.

The following sections describe how the LSI53C1020 implements these commands.

When acting as a slave in the PCI mode, the LSI53C1020 supports this command as the PCI Memory Read command.

^{3.} When acting as a slave in the PCI mode, the LSI53C1020 supports this command as the PCI Memory Write command.

2.3.2.1 Interrupt Acknowledge Command

The LSI53C1020 ignores this command as a slave and never generates it as a master.

2.3.2.2 Special Cycle Command

The LSI53C1020 ignores this command as a slave and never generates it as a master.

2.3.2.3 I/O Read Command

This command reads data from an agent mapped in the I/O address space. When decoding I/O commands, the LSI53C1020 decodes the lower 32 address bits and ignores the upper 32 address bits. The LSI53C1020 supports this command when operating in either the PCI or PCI-X bus mode.

2.3.2.4 I/O Write Command

This command writes data to an agent mapped in the I/O address space. When decoding I/O commands, the LSI53C1020 decodes the lower 32 address bits and ignores the upper 32 address bits. The LSI53C1020 supports this command when operating in either the PCI or PCI-X bus mode.

2.3.2.5 Memory Read Command

The LSI53C1020 uses this command to read data from an agent mapped in the memory address space. The target can perform an anticipatory read if such a read produces no side effects. The LSI53C1020 supports this command when operating in the PCI bus mode.

2.3.2.6 Memory Read Dword Command

This command reads up to a single dword of data from an agent mapped in the memory address space and can only be initiated as a 32-bit transaction. The target can perform an anticipatory read if such a read produces no side effects. The LSI53C1020 supports this command when operating in the PCI-X bus mode.

2.3.2.7 Memory Write Command

This command writes data to an agent mapped in the memory address space. The target assumes responsibility for data coherency when it returns "ready." The LSI53C1020 supports this command when operating in either the PCI or PCI-X bus mode.

2.3.2.8 Alias to Memory Read Block Command

This command is reserved for future implementations of the PCI specification. The LSI53C1020 never generates this command as a master. When a slave, the LSI53C1020 supports this command using the Memory Read Block command.

2.3.2.9 Alias to Memory Write Block Command

This command is reserved for future implementations of the PCI specification. The LSI53C1020 never generates this command as a master. When a slave, the LSI53C1020 supports this command using the Memory Write Block command.

2.3.2.10 Configuration Read Command

This command reads the configuration space of a device. The LSI53C1020 never generates this command as a master, but does respond to it as a slave. A device on the PCI bus selects the LSI53C1020 by asserting its IDSEL signal when AD[1:0] equal 0b00. During the address phase of a configuration cycle, AD[7:2] address one of the 64 dword registers in the configuration space of each device. C_BE[3:0]/ address the individual bytes within each dword register and determine the type of access to perform. Bits AD[10:8] address the PCI Function Configuration Space (AD[10:8] = 0b000). The LSI53C1020 treats AD[63:11] as logical don't cares.

2.3.2.11 Configuration Write Command

This command writes the configuration space of a device. The LSI53C1020 never generates this command as a master, but does respond to it as a slave. A device on the PCI bus selects the LSI53C1020 by asserting its IDSEL signal when bits AD[1:0] equal 0b00. During the address phase of a configuration cycle, bits AD[7:2] address one of the 64 Dword registers in the configuration space of each device. C BE[3:0]/

address the individual bytes within each Dword register and determine the type of access to perform. Bits AD[10:8] decode the PCI Function Configuration Space (AD[10:8] = 0b000). The LSI53C1020 treats AD[63:11] as logical don't cares.

2.3.2.12 Memory Read Multiple Command

This command is identical to the Memory Read command, except it additionally indicates that the master intends to fetch multiple cache lines before disconnecting. The LSI53C1020 supports PCI Memory Read Multiple functionality when operating in the PCI mode and determines when to issue a Memory Read Multiple command instead of a Memory Read command.

Burst Size Selection – The Read Multiple command reads multiple cache lines of data during a single bus ownership. The number of cache lines the LSI53C1020 reads is a multiple of the cache line size, which Revision 2.2 of the PCI specification provides. The LSI53C1020 selects the largest multiple of the cache line size based on the amount of data to transfer.

2.3.2.13 Split Completion Command

Split transactions in PCI-X replace the delayed transactions in conventional PCI. The LSI53C1020 supports up to eight outstanding split transactions when operating in the PCI-X mode. A split transaction consists of at least two separate bus transactions: a split request, which the requester initiates, and one or more split completion commands, which the completer initiates. Revision 1.0a of the PCI-X addendum permits split transaction completion for the Memory Read Block, Alias to Memory Read Block, Memory Read Dword, Interrupt Acknowledge, I/O Read, I/O Write, Configuration Read, and Configuration Write commands. When operating in the PCI-X mode, the LSI53C1020 supports the Split Completion command for all of these commands except the Interrupt Acknowledge command, which the LSI53C1020 neither responds to nor generates.

2.3.2.14 Dual Address Cycles Command

The LSI53C1020 performs Dual Address Cycles (DACs), according to the *PCI Local Bus Specification*, *Revision 2.2*. The LSI53C1020 supports this command when operating in either the PCI or PCI-X bus mode.

2.3.2.15 Memory Read Line Command

This command is identical to the Memory Read command except it additionally indicates that the master intends to fetch a complete cache line. The LSI53C1020 supports this command when operating in the PCI mode.

2.3.2.16 Memory Read Block Command

The LSI53C1020 uses this command to read from memory. The LSI53C1020 supports this command when operating in the PCI-X mode.

2.3.2.17 Memory Write and Invalidate Command

This command is identical to the Memory Write command, except it additionally guarantees a minimum transfer of one complete cache line. The master uses this command when it intends to write all bytes within the addressed cache line in a single PCI transaction unless interrupted by the target. This command requires implementation of the PCI Cache Line Size register. The LSI53C1020 determines when to issue a Write and Invalidate command instead of a Memory Write command and supports this command when operating in the PCI bus mode.

Alignment – The LSI53C1020 uses the calculated line size value to determine if the current address aligns to the cache line size. If the address does not align, the LSI53C1020 bursts data using a noncache command. If the starting address aligns, the LSI53C1020 issues a Memory Write and Invalidate command using the cache line size as the burst size.

Multiple Cache Line Transfers – The Memory Write and Invalidate command can write multiple cache lines of data in a single bus ownership. The LSI53C1020 issues a burst transfer as soon as it reaches a cache line boundary. The PCI Local Bus specification states that the transfer size must be a multiple of the cache line size. The LSI53C1020 selects the largest multiple of the cache line size based on the transfer size. When the DMA buffer contains less data than the value Cache Line Size register specifies, the LSI53C1020 issues a Memory Write command on the next cache boundary to complete the data transfer.

2.3.2.18 Memory Write Block Command

The LSI53C1020 uses this command to burst data to memory. The LSI53C1020 supports this command when operating in the PCI-X bus mode.

2.3.3 PCI Arbitration

The LSI53C1020 contains a bus mastering function for the SCSI function and for the system interface. The system interface bus mastering function manages DMA operations as well as the request and reply message frames. The SCSI channel bus mastering functions manage data transfers across the SCSI channel.

The LSI53C1020 uses a REQ/-GNT/ signal pair to arbitrate for access to the PCI bus. To ensure fair access to the PCI bus, the internal arbiter uses a round robin arbitration scheme to decide which of the two internal bus mastering functions can arbitrate for access to the PCI bus.

2.3.4 PCI Cache Mode

The LSI53C1020 supports an 8-bit Cache Line Size register. The Cache Line Size register provides the ability to sense and react to nonaligned addresses corresponding to cache line boundaries. The LSI53C1020 determines when to issue a PCI cache command (Memory Read Line, Memory Read Multiple, and Memory Write and Invalidate), or PCI noncache command (Memory Read or Memory Write command).

2.3.5 PCI Interrupts

The LSI53C1020 signals an interrupt to the host processor either using PCI interrupt pins, INTA/ and ALT_INTA/, or using Message Signaled Interrupts (MSIs). If using the PCI interrupt pins, the Interrupt Request Routing Mode bits in the Host Interrupt Mask register configure the routing of each interrupt to either the INTA/ and/or the ALT_INTA/ pin.

If using MSI, the LSI53C1020 does not signal interrupts on INTA/ or ALT_INTA/. Note that enabling MSI to mask PCI interrupts is a violation of the PCI specification. The LSI53C1020 supports one requested message and disables MSI after the chip powers-up or resets.

The Host Interrupt Mask register also prevents the assertion of a PCI interrupt to the host processor by selectively masking reply interrupts and system doorbell interrupts. This register masks both pin-based and MSI-based interrupts.

2.3.6 Power Management

The LSI53C1020 complies with the *PCI Power Management Interface Specification, Revision 1.1,* and the *PC2001 System Design Guide.* The LSI53C1020 supports the D0, D1, D2, D3_{hot}, and D3_{cold} power states. D0 is the maximum power state, and D3 is the minimum power state. Power State D3 is further categorized as D3_{hot} or D3_{cold}. Powering the function off places it in the D3_{cold} power state.

Bits [1:0] of the Power Management Control/Status register independently control the power state of the PCI device on the LSI53C1020. Table 2.2 provides the power state bit settings.

Table 2.2 Power States

Power Management Control and Status Register, Bits [1:0]	Power State	Function
0b00	D0	Maximum Power
0b01	D1	Snooze Mode
0b10	D2	Coma Mode
0b11	D3	Minimum Power

The following sections describe the PCI Function Power States D0, D1, D2, and D3. As the device transitions from one power level to a lower one, the attributes that occur in the higher power state level carry into the lower power state level. For example, Power State D2 includes the attributes for Power State D1, as well as the attributes defined for Power State D2. The following sections describe the PCI Function power states in conjunction with the SCSI function.

2.3.6.1 Power State D0

Power State D0 is the maximum power state and is the power-up default state for each function. The LSI53C1020 is fully functional in this state.

2.3.6.2 Power State D1

According to the *PCI Power Management Interface Specification*, Power State D1 must have a power level equal to or lower than Power State D0. A function in Power State D1 places the SCSI core in the snooze mode. In the snooze mode, a SCSI reset does not generate an IRQ/ signal.

2.3.6.3 Power State D2

According to the *PCI Power Management Interface Specification*, Power State D2 must have a power level equal to or lower than Power State D1. A function in this state places the SCSI core in the coma mode. Placing the PCI Function in Power State D2 disables the SCSI and DMA interrupts, and suppresses the following PCI Configuration Space Command register enable bits:

- I/O Space Enable
- Memory Space Enable
- Bus Mastering Enable
- SERR/Enable
- Enable Parity Error Response

Therefore, the memory and I/O spaces in a function cannot be accessed, and the PCI function cannot be a PCI bus master.

If the PCI function is changed from Power State D2 to Power State D1 or Power State D0, the PCI function restores the previous values of the PCI Command register and asserts any interrupts that were pending before the function entered Power State D2.

2.3.6.4 Power State D3

According to the *PCI Power Management Interface Specification*, Power State D3 must have a power level equal to or lower than Power State D2. Power State D3 is the minimum power state and includes the D3_{hot} and D3_{cold} settings. D3_{hot} allows the device to transition to D0 using software. D3_{cold} removes power from the LSI53C1020. D3_{cold} can transition to D0 by applying VCC and resetting the device.

Placing a function in Power State D3 puts the LSI53C1020 core in the coma mode, clears the PCI Command register, and continually asserts the function's soft reset. Asserting soft reset clears all pending interrupts and 3-states the SCSI bus.

2.4 Ultra320 SCSI Functional Description

The Ultra320 SCSI channel supports wide SCSI synchronous transfer rates up to 320 Mbytes/s across an SE or LVD SCSI bus. The integrated LVDlink transceivers support both LVD and SE signals and do not require external transceivers. The LSI53C1020 supports the Ultra320 SCSI, Ultra160 SCSI, Ultra2 SCSI, Ultra SCSI, and Fast SCSI interfaces.

2.4.1 Ultra320 SCSI Features

This section describes how the LSI53C1020 implements the features in the SPI-4 draft specification.

2.4.1.1 Parallel Protocol Request (PPR)

A SCSI extended message negotiates the PPR parameters. The PPR parameters include the (1) transfer period; (2) maximum REQ/ACK offset; (3) QAS; (4) margin control settings (MCS); (5) transfer width; (6) IU_Request; (7) write flow; (8) read streaming; (9) RTI; (10) precompensation enable; (11) information unit transfers; and the (12) DT data phases between an initiator and a target.

2.4.1.2 Double Transition (DT) Clocking

Ultra160 SCSI and Ultra320 SCSI implement DT clocking to provide speeds up to 80 megatransfers per second (megatransfers/s) for Ultra160 SCSI, and up to 160 megatransfers/s for Ultra320 SCSI. When implementing DT clocking, a SCSI device samples data on both the asserting and deasserting edge of REQ/ACK. DT clocking is only valid using an LVD SCSI bus.

2.4.1.3 Intersymbol Interference (ISI) Compensation

ISI Compensation uses paced transfers and precompensation to enable high data transfer rates. Ultra320 SCSI data transfers require ISI Compensation.

Paced Transfers – The initiator and target must establish a paced transfer agreement that specifies the REQ/ACK offset and the transfer period before using this feature. Devices can only perform paced transfers during Ultra320 SCSI DT data phases. In paced transfers, the device sourcing the data drives the REQ/ACK signal as a free running clock. The transition of the REQ/ACK signal, either the assertion or the negation, clocks data across the bus. For successful completion of a paced transfer, the number of ACK transitions must equal the number of REQ transitions and both the REQ and ACK lines must be negated.


The P1 line indicates valid data in 4-byte quantities by using its phase. The transmitting device indicates the start of valid data state by holding the state of the P1 line for the first two data transfer periods. Beginning on the third data transfer period, the transmitting device continues the valid data state by toggling the state of the P1 line every two data transfer periods for as long as the data is valid. The transmitting device must toggle the P1 line coincident with the REQ/ACK assertion. The method provides a minimum data valid period of two transfer periods.

To pause the data transfer, the transmitting device reverses the phase of P1 by withholding the next transition of P1 at the start of the first two invalid data transfer periods. Beginning with the third invalid data transfer period, the transmitting device toggles the P1 line every two invalid data transfer periods until it sends valid data. The transmitting device returns to the valid data state by reversing the phase of the P1 line. The invalid

data state must experience at least one P1 transition before returning to the valid data state. This method provides a minimum data invalid period of four transfer periods.

Figure 2.2 provides a waveform diagram of paced data transfers and illustrates the use of the P1 line.

Figure 2.2 Paced Transfer Example




The LSI53C1020 uses the PPR negotiation that the SPI-4 draft standard describes to establish a paced transfer agreement for each initiator-target pair.


Precompensation – When transmitting in the Ultra320 SCSI mode, the LSI53C1020 uses precompensation to adjust the strength of the REQ, ACK, parity, and data signals. When a signal transitions to HIGH or LOW, the LSI53C1020 boosts the signal drive strength for the first data transfer period, and then lowers the signal drive strength on the second data transfer period if the signal remains in the same state. The LSI53C1020 maintains the lower signal drive strength until the signal again transitions HIGH or LOW. Figure 2.3 illustrates the drivers performance with precompensation enabled and disabled.

Figure 2.3 Example of Precompensation

a. Drivers with Precompensation Disabled



b. Drivers with Precompensation Enabled



2.4.1.4 Packetized Transfers

Packetized transfers are also referred to as information unit transfers. They reduce overhead on the SCSI bus by merging several of the SCSI bus phases. Packetized transfers can only occur in DT Data phases. The initiator and target must establish either a DT synchronous transfer agreement or a paced transfer agreement before performing packetized transfers.

The number of bytes an information unit transfers is always a multiple of four. If the number of bytes to transfer in the information unit is not a multiple of four, the LSI53C1020 transmits pad bytes to bring the byte count to a multiple of four.

2.4.1.5 Quick Arbitration and Selection (QAS)

When using packetized transfers, QAS allows devices to arbitrate for the bus immediately after the message phase. QAS reduces the bus overhead and maximizes bus bandwidth by skipping the bus free phase that normally follows a SCSI connection.

To perform QAS, the target sends a QAS request message to the initiator during the message phase of the bus. QAS-capable devices snoop the SCSI bus for the QAS request message. If a QAS request message is seen, devices can immediately move to the arbitration phase without going to the bus free phase. The LSI53C1020 employs a fairness algorithm to ensure that all devices have equal bus access.

2.4.1.6 Skew Compensation

The LSI53C1020 provides a method to account for and control system skew between the clock and data signals. Skew compensation is only available when the device operates in the Ultra320 SCSI mode. The initiator-target pair uses the training sequences in the SPI-4 draft standard to determine the skew compensation. Depending on the state of the RTI bit in the PPR negotiation, the LSI53C1020 can either execute this training pattern during each connection, or can execute the training pattern, store the adjustment parameters, and recall them on subsequent connections with the given device. The target determines when to execute the training pattern.

2.4.1.7 Cyclic Redundancy Check (CRC)

Ultra320 SCSI and Ultra160 SCSI devices employ CRC as an error detection code during the DT Data phases. These devices transfer four CRC bytes during the DT Data phases to ensure reliable data transfers.

2.4.1.8 SureLINK Domain Validation

SureLINK Domain Validation establishes the integrity of a SCSI bus connection between an initiator and a target. Under the SureLINK Domain Validation procedure, a host queries a device to determine its ability to communicate at the negotiated data transfer rate.

SureLINK Domain Validation provides three levels of integrity checking: Basic (Level 1) with inquiry command; Enhanced (Level 2) with read/write buffer; and Margined (Level 3) with drive strength margining

and slew rate control. The basic check consists of an inquiry command to detect gross problems. The enhanced check sends a known data pattern using the read and write buffer commands to detect additional problems. The margined check verifies that the physical parameters have a reasonable operating margin. Use SureLINK Domain Validation only during the diagnostic system checks and not during normal system operation. If transmission errors occur during any of these checks, the system can reduce the transmission rate on a per-target basis to ensure robust system operation.

2.4.2 SCSI Bus Interface

This section describes the SCSI bus modes that the LSI53C1020 supports and the SCSI bus termination methods necessary to operate a high speed SCSI bus.

2.4.2.1 SCSI Bus Modes

The LSI53C1020 supports SE and LVD transfers. To increase device connectivity and SCSI cable length, the LSI53C1020 features LVDlink technology, which is the LSI Logic implementation of LVD SCSI. LVDlink transceivers provide the inherent reliability of differential SCSI and a long-term migration path for faster SCSI transfer rates.

The DIFFSENS signal detects the different input voltages for HVD, LVD, and SE. The LSI53C1020 drivers are tolerant of HVD signal strengths, but do not support the HVD bus mode. The LSI53C1020 SCSI device 3-states its SCSI drivers when it detects an HVD signal level.

2.4.2.2 SCSI Termination

The terminator networks pull signals to an inactive voltage level and match the impedance seen at the end of the cable to the characteristic impedance of the cable. Install terminators at the extreme ends of the SCSI chain, and only at the ends; all SCSI buses must have exactly two terminators.

Note: If using the LSI53C1020 in a design with an 8-bit SCSI bus, designers must terminate all 16 data lines.

2.5 External Memory Interfaces

The LSI53C1020 provides Flash ROM, NVSRAM, and serial EEPROM interfaces. The Flash ROM interface stores the SCSI BIOS and firmware image. The Flash ROM is optional if the LSI53C1020 is not the boot device and a suitable driver exists to initialize the LSI53C1020. IM technology requires an NVSRAM. The nonvolatile external serial EEPROM stores configuration parameters for the LSI53C1020.

2.5.1 Flash ROM Interface

The Flash ROM interface multiplexes the 8-bit address and data buses on the MAD[7:0] pins. The interface latches the address into three 8-bit latches to support up to 1 Mbyte of address space. The interface supports byte, word, and dword accesses. The LSI53C1020 dword aligns dword reads, word aligns word reads, and byte aligns byte reads. The remaining bits from word and byte reads are meaningless.

The MAD[2:1] Power-On Sense pin configurations define the size of the Flash ROM address space. Table 2.3 provides the pin encoding for these pins. By default, internal logic pulls these pins down to indicate that no Flash ROM is present.

MAD[2:1] Options	Flash ROM Size	
0b00	No Flash ROM present (Default)	
0b01	Up to 1024 Kbytes ¹	
0b10	Decembed	
0b11	Reserved	

^{1.} Choose this setting for a 128 Kbyte or 512 Kbyte Flash ROM.

The LSI53C1020 defines only the middle (MA[15:8]) and lower (MA[7:0]) address ranges if the Flash ROM addressable space is 64 Kbytes or less. The LSI53C1020 defines the upper (MA[21:16]), middle (MA[15:8]), and lower (MA[7:0]) address ranges if the Flash ROM addressable space is 128 Kbytes or more. Figure 2.4 provides an example of a Flash ROM configuration.

Upper Address FLSHALE[1]/ _ CK FLSHALE[0]/ A[21:16] Q D Middle Address FLSHALE[1]/ -CK Q A[15:8] D Flash ROM (512 K x 8) Lower Address FLSHALE[0]/ CK Q A[7:0] MAD[7:0] D[7:0] FLSHCE/ -CE/ MOE/ -OF/ WE/ BWE[0]/ --

Figure 2.4 Flash ROM Block Diagram

The LSI53C1020 implements a Flash signature recognition mechanism to determine if the Flash contains a valid image. The Flash can be present and not contain a valid image either before its initial programming or during board testing. The first access to the Flash is a 16-byte burst read beginning at Flash address 0x000000. The LSI53C1020 compares the values read to the Flash signature values that Table 2.4 provides. If the signature values match, the LSI53C1020 performs the instruction located at Flash address 0x000000. If the signature values do not match, the LSI53C1020 records an error and ignores the Flash instruction. The Flash signature does not include the first three bytes of Flash memory because these bytes contain a branch offset instruction.

Table 2.4 Flash Signature Value

Flash Address	Flash Signature Values					
Bytes [3:0]	0xEA	XX	XX	XX		
Bytes [7:4]	0x5A	0xEA	0xA5	0x5A		
Bytes [11:8]	0xA5	0x5A	0xEA	0xA5		
Bytes [15:12]	0x5A	0xA5	0x5A	0xEA		

2.5.2 NVSRAM Interface

Write journaling for IM requires an NVSRAM. The LSI53C1020 Fusion-MPT firmware is capable of maintaining a second disk as a mirror of the boot drive. To do so, the Fusion-MPT firmware writes to both the boot drive and the mirror drive. The mirroring of the boot drive is transparent to the BIOS, drivers, and operating system. Figure 2.5 provides a block diagram illustrating how to connect the NVSRAM. This design employs the CPLD to latch the address instead of using separate address latches.

When using an NVSRAM, pull the MAD[3] Power-On Sense pin HIGH during board boot-up. This configures the external memory interface as an NVSRAM interface. During operation, RAMCE/ selects the NVSRAM when MAD[3] is pulled HIGH.

CPLD
CY37032

FLSHALE[1:0]/

MAD[14:0]

MAD[7:0]

MAD[7:0]

RAMCE/
MOE/

MOE/

SOLUTION

3.3 V

A[14:0]

A[14:0]

CE/
OE/
OE/

Figure 2.5 NVSRAM Diagram

2.6 Serial EEPROM Interface

BWE[0]/ -

The nonvolatile external serial EEPROM stores configuration fields for the LSI53C1020. The serial EEPROM contains fields for the Subsystem ID, Subsystem Vendor ID, and the size of the PCI Diagnostic Memory Space. The LSI53C1020 must establish each of these parameters prior to reading system BIOS and loading the PCI Configuration Space registers. The power-on option settings enable the download of PCI configuration data from the serial EEPROM. For more information on the setting of the power-on options, refer to Section 3.10, "Power-On Sense Pins Description," page 3-19.

WE/

A 2-wire serial interface provides the connection to the serial EEPROM. During initialization, the firmware checks if a serial EEPROM exists. Firmware uses the checksum byte to determine if the configuration held in the serial EEPROM is valid. If the checksum fails, the firmware checks for a valid NVData signature. If a valid NVData signature is found, the firmware individually checksums each persistent configuration page to find the invalid page or pages. Table 2.5 provides the structure of the configuration record in the serial EEPROM.

Table 2.5 PCI Configuration Record in Serial EEPROM

EEPROM Address	Configuration Data
0x00	Subsystem ID, bits [7:0]
0x01	Subsystem ID, bits [15:8]
0x02	Subsystem Vendor ID, bits [7:0]
0x03	Subsystem Vendor ID, bits [15:8]
0x04	PCI Diagnostic Memory Size
0x05-0x09	Reserved
0x0A	Checksum

2.7 Zero Channel RAID

Zero channel RAID (ZCR) capabilities enable the LSI53C1020 to respond to accesses from a PCI RAID controller card or chip that is able to generate ZCR cycles. The LSI53C1020 ZCR functionality is controlled through the ZCR_EN/ and the IOPD_GNT/ signals. Both of these signals have internal pull-ups and are active LOW.

The ZCR_EN/ signal enables ZCR support on the LSI53C1020. Pulling ZCR_EN/ HIGH disables ZCR support on the LSI53C1020 and causes the LSI53C1020 to behave as a normal PCI-X to Ultra320 SCSI controller. When ZCR is disabled, the IOPD_GNT/ signal has no effect on the LSI53C1020 operation.

Pulling ZCR_EN/ LOW enables ZCR operation. When ZCR is enabled, the LSI53C1020 responds to PCI configuration cycles when the IOPD_GNT/ or IDSEL signal is asserted. Connect the IOPD_GNT/ pin on the LSI53C1020 to the PCI GNT/ signal of the external I/O processor. This allows the I/O processor to perform PCI configuration cycles to the LSI53C1020 when the I/O processor is granted the PCI bus. This configuration also prevents the system processor from accessing the LSI53C1020 PCI configuration registers.

LSI53C1020 based designs do not use the M66EN pin to determine the PCI bus speed.

Figure 2.6 illustrates how to connect the LSI53C1020 to enable ZCR. This figure also contains information for connecting the LSI53C1000R-based designs to a ZCR design and migrating from LSI53C1000R-based designs to LSI53C1020-based designs. Notice that the LSI53C1020 does not require the 2:1 mux.

ZCR PCI Slot Vdd Int A/ (A6) **≥**0.1 kΩ Int B/ (B7) Int C/ (A7) Vdd Int D/ (B8) Vdd Vdd $4.7 \text{ k}\Omega \geqslant 4.7 \text{ k}\Omega \geqslant 4.7 \text{ k}\Omega$ TDI (A4) LSI53C1000R/ GNT/ (A17) LSI53C1020 TMS (A3) IDSEL (A26) INTA/ (AC8) AD21 (B29) ZCR EN/ (N23) IOPD_GNT/(AC5) Vdd No Pop for LSI53C1020 IDSEL (AC13) **Host System** $0.1 \text{ k}\Omega$ 2:1 Mux LSI53C1020 Only No Pop for Int A/ A0 LS53C1000R Int B/ $0.1 \text{ k}\Omega$ B0 Α1 Int C/ Int D/ S₀ AD21 220Ω 0Ω AD19 I No Pop for ^I LSI53C1000R

Figure 2.6 ZCR Circuit Diagram for the LSI53C1020 and LSI53C1000R

Note: To maintain proper interrupt mapping, select the address line for use as IDSEL on the LSI53C1000R/LSI53C1020 to be +2 address lines above IDSEL on ZCR slot.

2.8 Multi-ICE Test Interface

This section describes the LSI Logic requirements for the Multi-ICE test interface. LSI Logic recommends routing all test signals to a header on the board.

The Multi-ICE test interface header is a 20-pin header for Multi-ICE debugging through the ICE JTAG port. This header is essential for debugging both the firmware and the design functionality and must be included in board designs. The connector is a 20-pin header that mates with the IDC sockets mounted on a ribbon cable. Table 2.6 details the pinout of the 20-pin header.

Table 2.6 20-Pin Multi-ICE Header Pinout

Pin Number	Signal	Pin Number	Signal
1	VDD	2	VDD
3	TRST_ICE/1	4	vss
5	TDI_ICE ¹	6	vss
7	TMS_ICE ¹	8	VSS
9	TCK_ICE ¹	10	vss
11	RTCK_ICE	12	vss
13	TDO_ICE	14	vss
15	TST_RST/1	16	vss
17	No Connect	18	vss
19	No Connect	20	vss

^{1.} The designer must connect a 4.7 k Ω resistor from this signal to 3.3 V.

Chapter 3 Signal Description

This chapter describes the input and output signals of the LSI53C1020. This chapter contains the following sections:

- Section 3.1, "Signal Organization"
- Section 3.2, "PCI Bus Interface Signals"
- Section 3.3, "PCI-Related Signals"
- Section 3.4, "SCSI Interface Signals"
- Section 3.5, "Memory Interface"
- Section 3.6, "Zero Channel RAID (ZCR) Interface"
- Section 3.7, "Test Interface"
- Section 3.8, "GPIO and LED Signals"
- Section 3.9, "Power and Ground Pins"
- Section 3.10, "Power-On Sense Pins Description"
- Section 3.11, "Internal Pull-Ups and Pull-Downs"

A slash (/) at the end of a signal indicates that the signal is active LOW. When the slash is absent, the signal is active HIGH. NC designates a No Connect signal.

3.1 Signal Organization

The LSI53C1020 has six major interfaces:

- PCI Bus Interface
- SCSI Bus Interface
- Memory Bus Interface
- ZCR Interface
- Test Interface
- GPIO Interface

There are five signal types:

- I Input, a standard input-only signal
- O Output, a standard output driver (typically a Totem Pole

output)


I/O Input and output (bidirectional)

P Power

G Ground

Figure 3.1 contains the functional signal groupings of the LSI53C1020. Figure 5.12 on page 5-14 provides a diagram of the LSI53C1020 456 Ball Grid Array (BGA). Table 5.16 and Table 5.17, on page 5-16 and page 5-18 respectively, provide pinout listings for the LSI53C1020.

Figure 3.1 LSI53C1020 Functional Signal Grouping



3.2 PCI Bus Interface Signals

This section describes the PCI interface. The PCI interface consists of the System, Address and Data, Interface Control, Arbitration, Error Reporting, and Interrupt signal groups.

3.2.1 PCI System Signals

Table 3.1 describes the PCI System signals group.

Table 3.1 PCI System Signals

Signal Name	BGA Position	Туре	Strength	Description
CLK	AC22	I	N/A	Refer to the <i>PCI Local Bus Specification</i> , <i>Version 2.2</i> , and the <i>PCI-X Addendum to the PCI Local Bus Specification</i> , <i>Version 1.0a</i> , for this signal description.
RST/	AB10	I	N/A	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.

3.2.2 PCI Address and Data Signals

Table 3.2 describes the PCI Address and Data signals group.

Table 3.2 PCI Address and Data Signals

Signal Name	BGA Position	Туре	Strength	Description
AD[63:0]	W22, AB25, AC26, AA25, W23, Y25, Y26, V22, U22, V24, V23, U24, V25, W26, U23, U25, T22, T23, T25, R25, R22, P22, P23, R23, P24, P25, T26, R26, M26, L26, N25, N24, AE9, AF8, AE10, AB11, AC11, AE11, AE12, AB12, AC12, AD13, AE13, AF11, AF16, AE14, AC15, AC14, AD17, AE19, AC18, AB17, AB18, AF20, AE20, AC19, AF23, AE22, AB19, AD21, AF24, AC20, AE23, AC21	I/O	8 mA PCI	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.
C_BE[7:0]/	AA23, AC25, Y23, AD26, AB13, AB14, AE18, AE21	I/O	8 mA PCI	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.
PAR	AF19	I/O	8 mA PCI	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.
PAR64	AA24	I/O	8 mA PCI	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.

3.2.3 PCI Interface Control Signals

Table 3.3 describes the PCI Interface Control signals group.

Table 3.3 PCI Interface Control Signals

Signal Name	BGA Position	Туре	Strength	Description
ACK64/	AB20	I/O	8 mA PCI	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.
REQ64/	AD22	I/O	8 mA PCI	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.
FRAME/	AB15	I/O	8 mA PCI	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.
IRDY/	AE15	I/O	8 mA PCI	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.
TRDY/	AE16	I/O	8 mA PCI	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.
DEVSEL/	AC16	I/O	8 mA PCI	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.
STOP/	AB16	I/O	8 mA PCI	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.
IDSEL	AC13	I	N/A	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.

3.2.4 PCI Arbitration Signals

Table 3.4 describes the PCI Arbitration signals group.

Table 3.4 PCI Arbitration Signals

Signal Name	BGA Position	Туре	Strength	Description
REQ/	AD10	0	8 mA PCI	Refer to the <i>PCI Local Bus Specification</i> , <i>Version 2.2</i> , and the <i>PCI-X Addendum to the PCI Local Bus Specification</i> , <i>Version 1.0a</i> , for this signal description.
GNT/	AE8	1	N/A	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.

3.2.5 PCI Error Reporting Signals

Table 3.5 describes the PCI Error Reporting signals group.

Table 3.5 PCI Error Reporting Signals

Signal Name	BGA Position	Туре	Strength	Description
PERR/	AE17	I/O	8 mA PCI	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.
SERR/	AC17	I/O	8 mA PCI	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description.

3.2.6 PCI Interrupt Signals

Table 3.6 describes the PCI Interrupt signal.

Table 3.6 PCI Interrupt Signal

Signal Name	BGA Position	Туре	Strength	Description
INTA/	AC8	0	8 mA PCI	Refer to the PCI Local Bus Specification, Version 2.2, and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for this signal description. The LSI53C1020 can route the interrupt signal to either INTA/ or ALT_INTA/. The interrupt request routing mode bits, bits [9:8] in the Host Interrupt Mask register, controls the routing of interrupt signals to either INTA/ and/or ALT_INTA/. Refer to the Host Interrupt Mask register, page 4-41, for more detailed information.

3.3 PCI-Related Signals

Table 3.7 describes the PCI-related signals group.

Table 3.7 PCI-Related Signals

Signal Name	BGA Position	Туре	Strength	Description
ALT_INTA/	AF7	0	8 mA PCI	Active LOW Alternate Interrupt A indicates that the PCI Function is requesting service from its host device driver. ALT_INTA/ is an open drain signal. The interrupt request routing mode bits, bits [9:8] in the Host Interrupt Mask register, controls the routing of interrupt signals to either INTA/ and/or ALT_INTA/. Refer to the Host Interrupt Mask register for more detailed information.
PVT2, PVT1	AF4, AE5	I	N/A	PVT2 and PVT1 provide biasing for PCI signals. Connect a 49.9 Ω , 1% resistor between PVT2 and PVT1.

3.4 SCSI Interface Signals

This section describes the signals for the SCSI Channel interface. Table 3.8 describes the SCSI bus interface clock signal.

In the LVD mode, the negative and positive signals form the differential pair. In the SE mode, the negative signals represent the signal pin and the positive signals are a virtual ground. The LSI53C1020 does not support the HVD mode. If HVD signaling is present, the SCSI channel 3-states its drivers.

Table 3.8 SCSI Bus Clock Signal

Signal Name	BGA Position	Туре	Strength	Description
SCLK	F3	I	N/A	SCSI Clock provides the 80 MHz reference clock source for the ARM966E-S processors and all SCSI-related timings.

Table 3.9 describes the SCSI Channel Interface signals group.

Table 3.9 SCSI Channel Interface Signals

Signal Name	BGA Position	Туре	Strength	Description
SD[15:0]-	Y1, AA2, AB2, AD1, F2, G2, J4, H1, R4, T5, T2, U2, U5, V2, V4, W4	I/O	SE: 48 mA LVD: 12 mA	SCSI Channel Data signals.
SD[15:0]+	W5, Y2, AA3, AC1, D1, G1, H4, H2, P3, R5, R2, T4, U4, U3, V5, V3			
SDP[1:0]- SDP[1:0]+	W2, P4 W1, P5	I/O	SE: 48 mA LVD: 12 mA	SCSI Channel Data Parity signals.
A_VDDBIAS	T1	Р	N/A	A_VDDBIAS provides power for the A_RBIAS circuit.
A_RBIAS	R1	I	N/A	Connect a 9.76 k Ω or 10.0 k Ω resistor between the A_VDDBIAS and A_RBIAS pins to generate the LVD signaling pad bias current.
DIFFSENS	E2	1	N/A	The SCSI Channel Differential Sense pin detects the present mode of the SCSI bus. This signal is 5 V tolerant and must connect to the DIFFSENS signal on the physical SCSI bus. SE Mode: Driving this pin below 0.5 V (LOW) indicates an SE bus and places the SCSI Channel in the SE bus mode. LVD Mode: Driving between 0.7 V and 1.9 V (intermediate) indicates an LVD mode and places the SCSI Channel in the LVD bus mode. HVD Mode: Driving this pin above 2.0 V (HIGH) indicates an HVD and causes the SCSI Channel to 3-state its SCSI drivers.

Table 3.10 describes the SCSI Channel Control signals group.

Table 3.10 SCSI Channel Control Signals

Signal Name	BGA Position	Туре	Strength	Description
SCD- SCD+	K3 K4	I/O	SE: 48 mA	SCSI Channel Command/Data.
SIO- SIO+	K5 J5		LVD: 12 mA	SCSI Channel Input/Output.
SMSG- SMSG+	L2 L1			SCSI Channel Message .
SREQ- SREQ+	J2 J3			SCSI Channel Request .
SACK- SACK+	M5 L5			SCSI Channel Acknowledge .
SBSY- SBSY+	N3 N4			SCSI Channel Busy .
SATN- SATN+	M4 N5			SCSI Channel Attention.
SRST- SRST+	M1 M2			SCSI Channel Bus Reset.
SSEL- SSEL+	L4 K2			SCSI Channel Select .

3.5 Memory Interface

Table 3.11 describes the Flash ROM/NVSRAM Interface signals group.

Table 3.11 Flash ROM/NVSRAM Interface Signals

Signal Name	BGA Position	Туре	Strength	Description
MCLK	E20	0	4 mA	Reserved.
ADSC/	D21	0	4 mA	Reserved.
ADV/	B23	0	4 mA	Reserved.
MAD[15:0]	D22, E21, B25, D23, E22, C24, F22, E23, D26, E25, H22, F24, G23, D25, F23, G22	I/O	8 mA	The Memory Address and Data Bus carries the memory and address signals for the Flash ROM and NVSRAM interfaces on MAD[7:0]. These pins also provide the Power-On Sense options that configure operating parameters during chip power-up or reset.
MADP[1:0]	C22, B24	I/O	8 mA	The Memory Address and Data Parity signals provide parity checking for MAD[15:0]. By default, the LSI53C1020 uses even parity. The user can enable odd parity through the Fusion-MPT architecture. These pins also provide the Power-On Sense options that configure operating parameters during chip power-up or reset.
MOE/	G26	0	4 mA	The LSI53C1020 asserts active LOW Memory Output Enable to indicate that the selected NVSRAM or Flash ROM device can drive data. This signal is typically an asynchronous input to NVSRAM and/or Flash ROM devices.
BWE[1:0]/	E24, H23	0	8 mA	The LSI53C1020 asserts active LOW Memory Byte Write Enables to allow single byte writes to the NVSRAM. BWE0/ enables writes on MAD[7:0].
RAMCE/	D20	0	8 mA	When MAD[3] is pulled HIGH, the LSI53C1020 asserts active LOW synchronous RAM Chip Enable to select the NVSRAM.

Table 3.11 Flash ROM/NVSRAM Interface Signals (Cont.)

Signal Name	BGA Position	Туре	Strength	Description
FLSHCE/	G25	0	8 mA	The LSI53C1020 asserts active LOW Flash Chip Enable to enable data transfers with a single 8-bit device.
FLSHALE[1:0]/	J24, K22	0	8 mA	The Flash ROM and NVSRAM interfaces use active LOW Flash Address Latch Enable . For the Flash ROM, these signals provide clocks for address latches. For the NVSRAM, these signals provide the memory address strobe.

Table 3.12 describes the serial EEPROM Interface signals group.

Table 3.12 Serial EEPROM Interface Signals

Signal Name	BGA Position	Туре	Strength	Description
SerialCLK	J25	0	8 mA	Serial EEPROM clock. This signal requires a 4.7 $k\Omega$ external pull-up resistor when an EEPROM is present.
SerialDATA	H26	I/O	8 mA	Serial EEPROM data. This signal requires a 4.7 $k\Omega$ external pull-up resistor when an EEPROM is present.

3.6 Zero Channel RAID (ZCR) Interface

Table 3.13 describes the ZCR configuration signals group.

Table 3.13 ZCR Configuration Signals

Signal Name	BGA Position	Туре	Strength	Description
ZCR_EN/	N23	I	N/A	This signal enables and disables ZCR support on the LSI53C1020. By default, this signal is internally pulled HIGH to disable ZCR operation. Pull this signal LOW to enable ZCR operation.
IOPD_GNT/	AC5	I	N/A	When ZCR is enabled on the LSI53C1020, the device only responds to PCI configuration cycles if IOPD_GNT/ or IDSEL is asserted. Connect IOPD_GNT/ to PCI GNT/ on the external I/O processor.

3.7 Test Interface

Table 3.14 describes the JTAG, ICE, and Debug signals group.

Table 3.14 JTAG, ICE, and Debug Signals

Signal Name	BGA Position	Туре	Strength	Description
TST_RST/	AD5	I	N/A	Active LOW Test Reset is for test purposes.
TCK_CHIP	AC6	I	N/A	Chip Test Clock provides a JTAG test clock signal.
TDI_CHIP	AF3	I	N/A	Chip Test Data In provides the JTAG test data in signal.
TDO_CHIP	AD6	0	8 mA	Chip Test Data Out provides the JTAG test data out signal.
TMS_CHIP	AE4	I	N/A	Chip Test Mode Select provides the JTAG test mode select signal.
RTCK_ICE	AA5	0	8 mA	Test Clock Acknowledge provides the JTAG test clock acknowledge signal for the ICE debug logic.
TRST_ICE/	AB4	I	N/A	Test Reset provides the JTAG test reset signal for the ICE debug logic.
TCK_ICE	AA4	I	N/A	Test Clock provides the JTAG test clock signal for the ICE debug logic.
TDI_ICE	AB3	I	N/A	Test Data In provides the JTAG test data in signal for the ICE debug logic.
TDO_ICE	AD2	0	8 mA	Test Data Out provides the JTAG test data out signal for the ICE debug logic.
TMS_ICE	Y5	I	N/A	Test Mode Select provides the test mode select signal for the ICE debug logic.
TRACECLK	В3	0	8 mA	Reserved.
TRACEPKT[7:0]	F4, G5, E3, C2, E4, F5, B2, D4	0	8 mA	Reserved.
TRACESYNC	E5	0	8 mA	Reserved.
PIPESTAT[2:0]	C3, E6, D5	0	8 mA	Reserved.

Table 3.15 lists the LSI Logic test signals group.

Table 3.15 LSI Logic Test Signals

Signal Name	BGA Position	Туре	Strength	Description
SCANEN	N22	I	N/A	SCANEN is for use only by LSI Logic.
SCANMODE	E7	I	N/A	SCANMODE is for use only by LSI Logic.
IDDTN	Y4	I	N/A	IDDTN is for use only by LSI Logic.
CLKMODE_0	AA22	I	N/A	CLKMODE_0 is for use only by LSI Logic.
CLKMODE_1	AC2	I	N/A	CLKMODE_1 is for use only by LSI Logic.
DIS_PCI_FSN/	A24	I	N/A	Pulling DIS_PCI_FSN/ LOW disables the PCI FSN. Pulling this pin HIGH allows the chip to enable the PCI FSN when operating in PCI-X mode, or to disable the PCI FSN when operating in PCI mode. The LSI53C1020 controls the PCI FSN.
DIS_SCSI_FSN/	AC4	I	N/A	DIS_SCSI_FSN/ is for use only by LSI Logic.
TESTACLK	AB6	I	N/A	TESTACLK is for use only by LSI Logic.
TESTHCLK	AE2	I	N/A	TESTHCLK is for use only by LSI Logic.
TN	C5	I	N/A	TN is for use only by LSI Logic.
TESTCLKEN	D7	I	N/A	TESTCLKEN is for use only by LSI Logic.

3.8 GPIO and LED Signals

Table 3.16 describes the GPIO and LED signals group.

Table 3.16 GPIO and LED Signals

Signal Name	BGA Position	Туре	Strength	Description
GPIO[7:0]	K25, L23, L25, M25, H25, K24, AE25, AC23	I/O	8 mA	General purpose I/O pins. The LSI53C1020 controls these signals and can configure them as inputs or as outputs. These pins default to input mode after chip initialization.
A_LED/	J23	0	12 mA	A_LED/ either drives the SCSI Channel activity LED or provides a General Purpose I/O pin. A_LED can be controlled by firmware or driven by chip activity.
B_LED/	K23	0	12 mA	B_LED/ provides a secondary LED or a General Purpose I/O pin. Firmware controls B_LED/.
HB_LED/	C25	0	12 mA	Firmware blinks Heart Beat LED at a 1.0-second interval when the IOP is operational.

3.9 Power and Ground Pins

Table 3.17 describes the Power and Ground signals group.

Table 3.17 Power and Ground Pins

Signal Name	BGA Position	Туре	Strength	Description
VDD_IO	A1, A2, A6, A10, A14, A18, A22, A26, C7, C11, C15, C19, C23, D3, E26, F1, G24, H3, J26, K1, L24, M3, N26, P1, R24, T3, U26, V1, W24, Y3, AA26, AB1, AC24, AD4, AD8, AD12, AD16, AD20, AE26, AF1, AF5, AF9, AF13, AF17, AF21, AF25	Р	N/A	VDD_IO provides power for the PCI bus drivers/receivers, SCSI bus drivers/receivers, local memory interface drivers/receivers, and other I/O pins.
VSS_IO	A5, A9, A13, A17, A21, A25, B1, B26, C4, C8, C12, C16, C20, D24, E1, F26, G3, H24, J1, K26, L3, L11–L16, M11–M16, M24, N1, N11–N16, P11–P16, P26, R3, R11–R16, T11–T16, T24, U1, V26, W3, Y24, AA1, AB26, AC3, AD7, AD11, AD15, AD19, AD23, AE1, AF2, AF6, AF10, AF14, AF18, AF22, AF26	G	N/A	VSS_IO provides ground for the PCI bus drivers/receivers, SCSI bus drivers/receivers, local memory interface drivers/receivers, and other I/O pins.
VDDA ¹	AB21, C1	Р	N/A	VDDA provides the analog circuit power for the PLL circuit.
VSSA ¹	AD24, H5	G	N/A	VSSA provides the analog circuit ground for the PLL circuit.
VDDC	D2, D6, D15, E19, J22, M22, N2, AC7, AD3, AD25, AE3, AE24, AF15	Р	N/A	VDDC provides power for the core logic.
VSSC	B4, C14, C21, C26, F25, G4, L22, P2, AB5, AB7, AB8, AB23, AB24, AD14	G	N/A	VSSC provides ground for the core logic.
PCI5VBIAS	M23, W25, Y22, AB22, AC10, AD9, AD18, AE6, AF12	I	N/A	Connect the PCI 5 V Tolerant pins to 5 V in a 5 V system or to 3.3 V in a 3.3 V system.
NC	A3, A4, A7, A8, A11, A12, A15, A16, A19, A20, A23, B5, B6, B7, B8, B9, B10, B11, B12, B13, B14, B15, B16, B17, B18, B19, B20, B21, B22, C6, C9, C10, C13, C17, C18, D8, D9, D10, D11, D12, D13, D14, D16, D17, D18, D19, E8, E9, E10, E11, E12, E13, E14, E15, E16, E17, E18, AB9, AC9, AE7	-	N/A	No Connect.

^{1.} To reduce signal noise that can affect FSN functionality, place a ferrite bead in series with the VDDA and VSSA pins. LSI Logic recommends a bead with a rating of 150 Ω at 100 MHz.

3.10 Power-On Sense Pins Description

In addition to providing the address/data bus for the external memory interface, MAD[15:0] and MADP[1:0] provide 18 Power-On Sense pins that configure global operating conditions within the LSI53C1020. The MAD[15:0] and MADP[1:0] pins have internal pull-down current sinks and sense a logical 0 if no pull-up resistor is present on the pin. To program a particular option, allow the internal pull-down to pull the pin LOW or a 4.7 k Ω resistor between the appropriate pin and VDD to pull the pin HIGH. The LSI53C1020 samples these pins during PCI reset and holds their values upon the removal of PCI reset. Table 3.18 provides the MAD Power-On Sense pin configuration options. LSI Logic expects most configurations to employ the default settings. Provide pull-up options for all MAD pins.

Table 3.18 MAD Power-On Sense Pin Options

MAD Pin	Function	Pulled-Down (Default)	Pulled-Up									
MADP[1]		Reserved										
MADP[0]	PCI-X mode	Enables the PCI-X mode.	Disables the PCI-X mode.									
MAD[15]	133 MHz PCI-X	Enables 133 MHz PCI-X mode.	Disables the 133 MHz PCI-X mode.									
MAD[14]	64-bit PCI	Configures a 64-bit PCI bus.	Configures a 32-bit PCI bus.									
MAD[13]	66 MHz PCI	Enables the 66 MHz PCI mode.	Disables the 66 MHz PCI mode.									
MAD[12:11]		Reserved										
MAD[10]	ID Control	Has no effect.	Sets bit [15] of the Subsystem ID register to 0b1.									
MAD[9:8]		Reserved										
MAD[7]	Serial EEPROM Download Enable	Enables the download of the PCI configuration information from the serial EEPROM.	Disables the download of the PCI configuration information from the serial EEPROM.									
MAD[6]	IOP Boot Enable	Enables the IOP boot process.	Disables the IOP boot process.									
MAD[5:4]		Reserved										
MAD[3]	NVSRAM Sense	Has no effect.	Configures the LSI53C1020 to support an NVSRAM.									
MAD[2:1]	Flash ROM Size	Flash ROM Size Configures the Flash ROM Size according to Table 3.19.										
MAD[0]		Reserved										

- MADP[1], Reserved.
- MADP[0], PCI-X Mode By default, internal logic pulls this pin LOW to enable the PCI-X mode on the LSI53C1020. Pulling this pin HIGH disables the PCI-X mode on the LSI53C1020. Pull this pin HIGH when the host board does not support the PCI-X mode. The setting of this pin must coincide with the setting of the PCI_CAP pin on the host board. When the PCI-X mode is disabled, the PCI-X extended capabilities register structure is not visible in PCI Configuration Space.

- MAD[15], 133 MHz PCI-X By default, internal logic pulls this pin LOW to enable 133 MHz PCI-X operation and to set the 133 MHz Capable bit in the PCI-X Status register. Pulling this pin HIGH disables 133 MHz PCI-X operation and clears the 133 MHz Capable bit in the PCI-X Status register.
- MAD[14], 64-bit PCI By default, internal logic pulls this pin LOW to enable 64-bit PCI operation and to set the 64-bit Enable bit in the PCI-X Status register. Pulling this pin HIGH configures the PCI connection as a 32-bit connection and clears the 64-bit Enable bit in the PCI-X Status register.
- MAD[13], 66 MHz PCI By default, internal logic pulls this pin LOW to enable 66 MHz PCI operation on the LSI53C1020 and to set the 66 MHz Capable bit in the PCI Status register. Pulling this pin HIGH disables 66 MHz PCI operation and clears the 66 MHz Capable bit in the PCI Status register.
- MAD[12:11], Reserved.
- MAD[10], ID Control By default, internal logic pulls this pin LOW.
 Pulling this signal LOW either allows the serial EEPROM to program bit 15 of the Subsystem ID register or allows this bit to default to 0b0.
 Pulling this pin HIGH sets this bit to 0b1.
- MAD[9:8], Reserved.
- MAD[7], Serial EEPROM Download Enable By default, internal logic pulls this pin LOW to enable the download of PCI configuration information from the serial EEPROM. Pulling this pin HIGH disables the download of the PCI configuration information from the serial EEPROM. Disabling the download of PCI configuration information defaults the Subsystem Vendor ID register to 0x1000 and defaults the Subsystem ID register to either 0x1000 if MAD[10] is pulled LOW or to 0x9000 if MAD[10] is pulled HIGH.
- MAD[6], IOP Boot Enable By default, internal logic pulls this pin LOW. In the default mode, the IOP starts the boot process and downloads firmware from the Flash ROM. Pulling this pin HIGH causes the IOP to await a firmware download from the host system.
- MAD[5:4], Reserved.
- MAD[3], NVSRAM Select By default, internal logic pulls this pin LOW, which has no effect on the LSI53C1020. Pulling this pin HIGH configures the external memory interface as an NVSRAM interface.

 MAD[2:1], Flash ROM Size – These pins program the size of the Flash ROM memory. Refer to Table 3.19 for the pin encoding. By default, internal logic pulls these pins LOW to indicate that a Flash ROM is not present in the system.

Table 3.19 Flash ROM Size Programming

MAD[2:1] Options	Flash ROM Size
0b00	Flash ROM Not Present (Default)
0b01	Up to 1024 Kbytes ¹
0b10	Decembed
0b11	Reserved

^{1.} Choose this setting for a 128 Kbyte or 512 Kbyte Flash ROM.

• MAD[0], Reserved.

3.11 Internal Pull-Ups and Pull-Downs

Table 3.20 describes the pull-up and pull-down signals for the LSI53C1020.

Table 3.20 Pull-Up and Pull-Down Signal Conditions

Signal Name	BGA Position	Pull Type			
MAD[15:0], MADP[1:0]	D22, E21, B25, D23, E22, C24, F22, E23, D26, E25, H22, F24, G23, D25, F23, G22, C22, B24	Internal Pull-down.			
SerialDATA, SerialCLK	H26, J25	Internal Pull-down. Pull-up externally when connected to a serial EEPROM.			
GPIO[7:0]	K25, L23, L25, M25, H25, K24, AE25, AC23	Internal Pull-down.			
TST_RST/	AD5	Internal Pull-up.			
TCK_CHIP, TDI_CHIP, TMS_CHIP	AC6, AF3, AE4	Internal Pull-down.			
TRST_ICE/, TCK_ICE, TDI_ICE, TMS_ICE	AB4, AA4, AB3, Y5	Internal Pull-down.			
SCANEN, SCANMODE, IDDTN, CLKMODE_0, CLKMODE_1, TESTACLK, TESTCLKEN	N22, E7, Y4, AA22, AC2, AB6, D7	Internal Pull-down.			
DIS_SCSI_FSN/, TESTHCLK,	AC4, AE2, C5	Internal Pull-up.			
DIS_PCI_FSN/	A24	Internal Pull-down. Pull up externally to enable correct operation of the PCI FSN.			
ZCR_EN/, IOPD_GNT/	N23, AC5	Internal Pull-up.			

Chapter 4 PCI Host Register Description

This chapter describes the PCI host register space. This chapter contains the following sections:

- Section 4.1, "PCI Configuration Space Register Description"
- Section 4.2, "I/O Space and Memory Space Register Description"

The register map at the beginning of each register description provides the default bit settings for the register. Shading indicates a reserved bit or register. Do not access reserved address areas.

The PCI System Address space consists of three regions: Configuration Space, Memory Space, and I/O Space. PCI Configuration Space supports the identification, configuration, initialization, and error management functions for the LSI53C1020 PCI device.

PCI Memory Space [0] and Memory Space [1] form the PCI Memory Space. PCI Memory Space [0] provides normal system accesses to memory, and PCI Memory Space [1] provides diagnostic memory accesses. PCI I/O Space provides normal system access to memory.

4.1 PCI Configuration Space Register Description

This section provides bit level descriptions of the Fusion-MPT PCI Configuration Space registers. Table 4.1 defines the PCI Configuration Space registers.

The LSI53C1020 enables, orders, and locates the PCI extended capability register structures (Power Management, Messaged Signaled Interrupts, and PCI-X) to optimize device performance. The LSI53C1020 does not hard code the location and order of the PCI extended capability structures. The address and location of the PCI extended capability structures are subject to change. To access a PCI extended capability

structure, follow the pointers held in the Capability Pointer registers and identify the extended capability structure with the Capability ID register for the given structure.

Table 4.1 LSI53C1020 PCI Configuration Space Address Map

31 24	23 16	15 8	7 0	Offset	Page							
Devi	ce ID	Vend	0x00	4-3								
Sta	atus	Com	0x04	4-3								
	Class Code		Revision ID	0x08	4-7							
Reserved	Header Type	Latency Timer	Cache Line Size	0x0C	4-8							
	I/O Base	Address		0x10	4-10							
	Memory	[0] Low		0x14	4-10							
	Memory [0] High											
	Memory [1] Low											
	Memory [1] High											
	Door	am ra d		0x24	ı							
	Reserved											
Subsys	Subsystem ID Subsystem Vendor ID											
	Expansion ROM	A Base Address		0x30	4-15							
	Reserved		Capabilities Pointer	0x34	4-16							
	Reserved			0x38	_							
Maximum Latency	Minimum Grant	Interrupt Pin	Interrupt Line	0x3C	4-17							
	Rese	erved			_							
Power Manager	nent Capabilities	PM Next Pointer	PM Capability ID		4-19							
PM Data	PM BSE	Power Managem	ent Control/Status		4-21							
	Rese	erved			ı							
Message	e Control	MSI Next Pointer	MSI Capability ID		4-23							
	Message	Address			4-25							
	Message Upper Address											
	0x40- 0x7F	4-26										
	Reserved											
PCI-X C		4-27										
	PCI-X	Status			4-29							
	Rese	erved			ı							

Register: 0x00-0x01

Vendor ID Read Only




Vendor ID

[15:0]

This 16-bit register identifies the manufacturer of the device. The Vendor ID is 0x1000.

Register: 0x02-0x03

Device ID Read Only




Device ID

[15:0]

This 16-bit register identifies the particular device. The default Device ID is 0x0030.

Register: 0x04-0x05

Command Read/Write



The Command register provides coarse control over the PCI function's ability to generate and respond to PCI cycles. Writing a zero to this register logically disconnects the LSI53C1020 PCI function from the PCI bus for all accesses except configuration accesses.

Reserved [15:9]

This field is reserved.

SERR/ Enable

Setting this bit enables the LSI53C1020 to activate the SERR/ driver. Clearing this bit disables the SERR/ driver.

8

6

2

Reserved 7

This bit is reserved.

Enable Parity Error Response

Setting this bit enables the LSI53C1020 PCI function to detect parity errors on the PCI bus and report these errors to the system. Clearing this bit causes the LSI53C1020 PCI function to set the Detected Parity Error bit, bit 15 in the PCI Status register, but not to assert PERR/ when the PCI function detects a parity error. This bit only affects parity checking. The PCI function always generates parity for the PCI bus.

Reserved 5

This bit is reserved.

Write and Invalidate Enable

Setting this bit enables the PCI function to generate write and invalidate commands on the PCI bus when operating in the conventional PCI mode.

Reserved 3

This bit is reserved.

Enable Bus Mastering

Setting this bit allows the PCI function to behave as a PCI bus master. Clearing this bit disables the PCI function from generating PCI bus master accesses.

Enable Memory Space

This bit controls the ability of the PCI function to respond to Memory Space accesses. Setting this bit allows the LSI53C1020 to respond to Memory Space accesses at the address range specified by the Memory [0] Low, Memory [0] High, Memory [1] Low, Memory [1] High, and the Expansion ROM Base Address registers. Clearing this bit disables the PCI function's response to Memory Space accesses.

Enable I/O Space

0

This bit controls the PCI function's response to I/O Space accesses. Setting this bit enables the PCI function to respond to I/O Space accesses at the address range the PCI Configuration Space I/O Base Address register specifies. Clearing this bit disables the PCI function's response to I/O Space accesses.

Register: 0x06–0x07

Status Read/Write

15	14	13	12	11	10	9	8	7	6	5	4	3			0
							Sta	itus							
							Sia	เนธ							
0	0	0	0	0	0	1	0	0	0	1	1	0	0	0	0

Reads to this 16-bit register behave normally. To clear a bit location that is currently set, write the bit to one (1). For example, to clear bit 15 when it is set, and to not affect any other bits, write 0x8000 to the register.

Detected Parity Error (from Slave)

15

This bit is set according to the PCI Local Bus Specification, Revision 2.2, and PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a.

Signaled System Error

14

The LSI53C1020 PCI function sets this bit when asserting the SERR/ signal.

Received Master Abort (from Master)

13

A master device sets this bit when a Master Abort command terminates its transaction (except for Special Cycle).

Received Target Abort (from Master)

12

11

A master device sets this bit when a Target Abort command terminates its transaction.

Reserved

This bit is reserved.

DEVSEL/ Timing

[10:9]

These two read-only bits encode the timing of DEVSEL/ and indicate the slowest time that a device asserts DEVSEL/ for any bus command except Configuration Read and Configuration Write. The LSI53C1020 only supports medium DEVSEL/ timing. The possible timing values are as follows:

0b00	Fast
0b01	Medium
0b10	Slow
0b11	Reserved

Data Parity Error Reported

8

This bit is set according to the *PCI Local Bus* Specification, Revision 2.2, and *PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a.* Refer to bit 0 of the PCI-X Command register for more information.

Reserved [7:6]

This field is reserved.

66 MHz Capable

5

The MAD[13] Power-On Sense pin controls this bit. Allowing the internal pull-down to pull MAD[13] LOW sets this bit and indicates to the host system that the LSI53C1020 PCI function is capable of operating at 66 MHz. Pulling MAD[13] HIGH clears this bit and indicates to the host system that the LSI53C1020 PCI function is not configured to operate at 66 MHz. Refer to Section 3.10, "Power-On Sense Pins Description," page 3-19, for more information.

New Capabilities

.

The LSI53C1020 PCI function sets this read-only bit to indicate a list of PCI extended capabilities such as PCI Power Management, MSI, and PCI-X support.

Reserved [3:0]

This field is reserved.

Revision ID Read/Write

7							0						
	Revision ID												
Х	Х	Х	Х	Х	Х	Х	Х						


Revision ID

[7:0]

This 8-bit register indicates the current revision level of the device.

Register: 0x09-0x0B

Class Code Read Only



Class Code [23:0]

This 24-bit register identifies the generic function of the device. The upper byte of this register is a base class code, the middle byte is a subclass code, and the lower byte identifies a specific register-level programming interface. The value of this register is 0x010000, which identifies a SCSI controller.

Register: 0x0C Cache Line Size Read/Write

7				3	2		0
0	0	0	0	0	0	0	0

Cache Line Size


[7:3]

This 8-bit register specifies the system cache line size in units of 32-bit words. In the conventional PCI mode, the LSI53C1020 PCI function uses this register to determine whether to use Write and Invalidate or Write commands for performing write cycles. Programming this register to a number other than a nonzero power of two disables the the use of the PCI performance commands to execute data transfers. The PCI function ignores this register when operating in the PCI-X mode.

Reserved [2:0]

This field is reserved.

Register: 0x0D Latency Timer Read/Write



Latency Timer

[7:4]

This 8-bit register specifies, in units of PCI bus clocks, the value of the Latency Timer for this PCI bus master. If the LSI53C1020 initializes in the PCI mode, the default value of this register is 0x00. If the LSI53C1020 initializes in the PCI-X mode, the default value of this register is 0x40.

Reserved [3:0]

This field is reserved.

Register: 0x0E Header Type Read Only

7							0				
			Heade	er Type							
0 0 0 0 0 0											


Header Type

[7:0]

This 8-bit register identifies the layout of bytes 0x10 through 0x3F in configuration space and identifies the LSI53C1020 as a single function PCI device.

Register: 0x0F

Reserved




Reserved [7:0]

This register is reserved.

Register: 0x10-0x13

Read/Write



This I/O Base Address register maps the operating register set into I/O Space. The LSI53C1020 requires 256 bytes of I/O Space for this base address register. Hardware sets bit 0 to 0b1. Bit 1 is reserved and returns 0b0 on all reads.

I/O Base Address [31:2]


This field contains the I/O Base address.

Reserved [1:0]

This field is reserved.

Register: 0x14-0x17 Memory [0] Low

Read/Write




The Memory [0] Low register and the Memory [0] High register map SCSI operating registers into Memory Space [0]. This register contains the lower 32 bits of the Memory Space [0] base address. Hardware programs bits [9:0] to 0b000000100, which indicates that the Memory Space [0] base address is 64 bits wide and that the memory data is not prefetchable. The LSI53C1020 requires 1024 bytes of memory space.

Memory [0] Low [31:0]

This field contains the Memory [0] Low address.

Register: 0x18-0x1B

Memory [0] High Read/Write



The Memory [0] High register and the Memory [0] Low register map SCSI operating registers into Memory Space [0]. This register contains the upper 32 bits of the Memory Space [0] base address. The LSI53C1020 requires 1024 bytes of memory space.


Memory [0] High

[31:0]

This field contains the Memory [0] High address.

Register: 0x1C-0x1F

Memory [1] Low Read/Write



The Memory [1] Low register and the Memory [1] High register map the RAM into Memory Space [1]. This register contains the lower 32 bits of the Memory Space [1] base address. Hardware programs bits [12:0] to 0b000000000100, which indicates that the Memory Space [1] base address is 64 bits wide and that the memory data is not prefetchable. The LSI53C1020 requires 64 Kbytes of memory for Memory Space [1].


Memory [1] Low

[31:0]

This field contains the Memory [1] Low address.

Register: 0x20-0x23

Memory [1] High Read/Write



The Memory [1] High register and the Memory [1] Low register map the RAM into Memory Space [1]. This register contains the upper 32 bits of the Memory Space [1] base address. The LSI53C1020 requires 64 Kbytes of memory for Memory Space [1].


Memory [1] High

[31:0]

This field contains the Memory [1] High address.

Register: 0x24-0x27

Reserved




Reserved [31:0]

This register is reserved.

Register: 0x28-0x2B

Reserved



Reserved [31:0]

This register is reserved.

Register: 0x2C-0x2D Subsystem Vendor ID

Read Only

15															0
	Subsystem Vendor ID														
х	х	Х	Х	Х	х	х	х	х	х	х	х	х	х	Х	х

Subsystem Vendor ID

[15:0]

This 16-bit register uniquely identifies the vendor that manufactures the add-in board or subsystem where the LSI53C1020 resides. This register provides a mechanism for an add-in card vendor to distinguish their cards from another vendor's cards, even if the cards use the same PCI controller (and have the same Vendor ID and Device ID).

The external serial EEPROM can hold a vendor-specific, 16-bit value for this register, which the board designer must obtain from the PCI Special Interest Group (PCI-SIG). By default, an internal pull down on the MAD[7] Power-On Sense pin enables the serial EEPROM interface so that the LSI53C1020 can load this register from the serial EEPROM at power-up. If the download from the EEPROM fails, this register contains 0x0000.

If the board designer disables the EEPROM interface by pulling the MAD[7] Power-On Sense pin HIGH, this register returns a value of 0x1000. Refer to Section 3.10, "Power-On Sense Pins Description," page 3-19, for more information.

Register: 0x2E-0x2F

Subsystem ID Read Only

15															0
						S	ubsys	stem I	D						
х	х	Х	х	х	Х	Х	х	х	х	х	х	х	х	Х	х

Subsystem ID

[15:0]

This 16-bit register uniquely identifies the add-in board or subsystem where this PCI device resides. This register provides a mechanism for an add-in card vendor to distinguish their cards from one another even if the cards use the same PCI controller (and have the same Vendor ID and Device ID). The board designer can store a vendor-specific, 16-bit value in an external serial EEPROM.

The ID Control Power-On Sense pin (MAD[10]) and the serial EEPROM enable Power-On Sense pin (MAD[7]) control the value of this register. These pins have internal pull-downs. Allowing MAD[7] to remain internally pulled down enables the serial EEPROM interface and permits the LSI53C1020 to load this register from the serial EEPROM at power up. Pulling MAD[7] HIGH disables the serial EEPROM interface. Allowing the ID Control pin to remain internally pulled LOW has no effect on this register. Pulling the ID Control pin HIGH sets bit [15] of this register. Pulling the ID Control pin HIGH takes precedence over all other settings for bit [15].


Table 4.2 lists the configuration options for the Power-On Sense pins and settings for this register. If the serial EEPROM interface is disabled and the ID Control pin is internally pulled LOW, this register contains 0x1000. If the serial EEPROM interface is disabled and the ID Control pin is pulled HIGH, this register contains 0x9000. If a download from the serial EEPROM fails and the ID Control pin is internally pulled LOW, this register contains 0x0000. If a download from the serial EEPROM fails and the ID Control pin is pulled HIGH, this register contains 0x8000. Refer to Section 3.10, "Power-On Sense Pins Description," page 3-19, for additional information.

Table 4.2 Subsystem ID Register Download Conditions and Values

MAD[7] State	MAD[10] LOW	MAD[10] HIGH
MAD[7] LOW	Subsystem ID = 0xXXXX Bits [15:0] are downloaded. ¹ (Default)	Subsystem ID = 0b1XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
MAD[7] HIGH	Subsystem ID register = 0x1000.	Subsystem ID = 0x9000.

- 1. The Subsystem ID register returns 0x0000 if the serial EEPROM download fails.
- 2. The Subsystem ID register returns 0x8000 if the serial EEPROM download fails.

Register: 0x30-0x33
Expansion ROM Base Address
Read/Write



This four-byte register contains the base address and size information for the expansion ROM.

Expansion ROM Base Address

[31:11]

These bits correspond to the upper 21 bits of the expansion ROM base address. The host system detects the size of the external memory by first writing 0xFFFFFFFF to this register and then reading the register back. The LSI53C1020 responds with zeros in all don't care locations. The least significant one (1) that remains represents the binary version of the external memory size. For example, to indicate an external memory size of 32 Kbytes, this register returns ones in the upper 17 bits when written with 0xFFFFFFFF and read back.

Reserved [10:1]

This field is reserved.


Expansion ROM Enable

0

This bit controls if the device accepts accesses to its expansion ROM. Setting this bit enables address decoding. Depending on the system configuration, the device can optionally use an expansion ROM. Note that to access the expansion ROM, the user must also set bit 1 in the PCI Command register.

Register: 0x34
Capabilities Pointer

Read Only




Capabilities Pointer

[7:0]

This 8-bit register indicates the location of the first extended capabilities register in PCI Configuration Space. The value of this register varies according to system configuration.

Register: 0x35-0x37

Reserved




Reserved [23:0]

This register is reserved.

Register: 0x38-0x3B

Reserved



Reserved [31:0]

This register is reserved.

Register: 0x3C Interrupt Line Read/Write


7							0
			Interru	pt Line			
0	0	0	0	0	0	0	0

Interrupt Line

[7:0]

This 8-bit register communicates interrupt line routing information. Power-On-Self-Test (POST) software writes the routing information into this register as it configures the system. This register indicates the system interrupt controller input to which the PCI function's interrupt pin connects. System architecture determines the values in this register.

Register: 0x3D Interrupt Pin Read Only



Interrupt Pin

[7:0]

The encoding of this read-only register indicates which interrupt pin the function uses. The value for the PCI function is 0x01, which indicates that PCI function presents interrupts on the INTA/ or ALT_INTA pins. The Interrupt Request Routing Mode bits, bits [9:8] in the Host Interrupt Mask register, determine if the function presents interrupts on INTA/, ALT_INTA, or both.

Register: 0x3E Minimum Grant Read Only


7							0
			Minimu	m Grant			
0	0	0	1	0	0	0	0

Min_Gnt [7:0]

This 8-bit register specifies the desired settings for the latency timer values in units of 0.25 μ s. Min_Gnt This register specifies how long of a burst period the device needs. The LSI53C1020 sets this register to 0x10 indicating a burst period of 4.0 μ s.

Register: 0x3F
Maximum Latency

Read Only




Max_Lat [7:0]

This 8-bit register specifies the desired settings for the latency timer values in units of $0.25~\mu s$. This register specifies how often the device needs to gain access to the PCI bus. The LSI53C1020 SCSI function sets this register to 0x06 because it requires the PCI bus every $1.5~\mu s$ to maintain a data transfer rate of 320 Mbytes/s.

Power Management Capability ID

Read Only



Power Management Capability ID


[7:0]

This 8-bit register indicates the type of the current data structure. This register is set to 0x01 to indicate the Power Management Data Structure.

Register: 0xXX

Power Management Next Pointer

Read Only



Power Management Next Pointer

[7:0]

This 8-bit register contains the pointer to the next item in the PCI function's extended capabilities list. The value of this register varies according to system configuration.

Power Management Capabilities

Read Only

_1	5				11	10	9	8		6	5	4	3	2		0
						Powe	er Mai	nagen	nent C	Capab	ilities					
	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0

PME_Support

[15:11]

These bits define the power management states in which the device asserts the Power Management Event (PME) pin. The LSI53C1020 clears these bits because the LSI53C1020 does not provide a PME signal.

D2_Support

10

The PCI function sets this bit because the LSI53C1020 supports power management state D2.

D1_Support

9

The PCI function sets this bit because the LSI53C1020 supports power management state D1.

Aux_Current

[8:6]

The PCI function clears this field because the LSI53C1020 does not support Aux_Current.

Device Specific Initialization

5

The PCI function clears this bit because no special initialization is required before a generic class device driver can use it.

Reserved

4

This bit is reserved.

PME Clock

3

The LSI53C1020 clears this bit because the chip does not provide a PME pin.

Version

[2:0]

The PCI function programs these bits to 0b010 to indicate that the LSI53C1020 complies with the PCI Power Management Interface Specification, Revision 1.1.

Power Management Control/Status

Read/Write

15	14	13	12			9	8	7					2	1	0
				F	Power	Mana	ageme	ent Co	ontrol/	Status	6				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

PME Status

15

The PCI function clears this bit because the LSI53C1020 does not support PME signal generation from D3_{cold}.

Data_Scale [14:13]

The PCI function clears these bits because the LSI53C1020 does not support the Power Management Data register.

Data_Select [12:9]

The PCI function clears these bits because the LSI53C1020 does not support the Power Management Data register.

PME_Enable

8

The PCI function clears this bit because the LSI53C1020 does not provide a PME signal and disables PME assertion.

Reserved [7:2]

This field is reserved.

Power State

[1:0]

These bits determine the current power state of the LSI53C1020. Power states are as follows:

0b00	D0	
0b01	D1	
0b10	D2	
0b11	D3 _{hot}	

Power Management Bridge Support Extensions

Read Only

7							0
	Р	ower Mana	gement Bri	dge Suppor	t Extension	s	
0	0	0	0	0	0	0	0

Power Management Bridge Support Extensions [7:0] This 8-bit register indicates PCI Bridge specific functionality. The LSI53C1020 always returns 0x00 in this register.

Register: 0xXX

Power Management Data

Read Only


7							0
		Р	ower Mana	gement Dat	ta		
0	0	0	0	0	0	0	0

Power Management Data

[7:0]

This 8-bit register provides an optional mechanism for the function to report state-dependent operating data. The LSI53C1020 always returns 0x00 in this register.

Register: 0xXX MSI Capability ID Read Only




MSI Capability ID

[7:0]

This 8-bit register indicates the type of the current data structure. This register always returns 0x05, indicating Message Signaled Interrupts (MSIs).

Register: 0xXX MSI Next Pointer Read Only




MSI Next Pointer

[7:0]

This 8-bit register points to the next item in the PCI function's extended capabilities list. The value of this register varies according to system configuration.

Register: 0xXX Message Control Read/Write



Reserved [15:8]

This field is reserved.

64-Bit Address Capable

7

The PCI function sets this read-only bit to indicate support of a 64-bit message address.

Multiple Message Enable

[6:4]

These read/write bits indicate the number of messages that the host allocates to the LSI53C1020. The host system software allocates all or a subset of the requested messages by writing to this field. The number of allocated request messages must align to a power of two. Table 4.3 provides the bit encoding of this field.

Table 4.3 Multiple Message Enable Field Bit Encoding

Bits [6:4] Encoding	Number of Allocated Messages
0b000	1
0b001	2
0b010	4
0b011	8
0b100	16
0b101	32
0b110	Reserved
0b111	Reserved

Multiple Message Capable

[3:1]

These read-only bits indicate the number of messages that the LSI53C1020 requests from the host. The host system software reads this field to determine the number of requested messages. The number of requested messages must align to a power of two. The LSI53C1020 sets this field to 0b000 to request one message. All other encodings of this field are reserved.

MSI Enable 0

System software sets this bit to enable MSI. Setting this bit enables the device to use MSI to interrupt the host and request service. Setting this bit also prohibits the device from using the INTA/ or ALT_INTA/ pins to request service from the host. Setting this bit to mask interrupts on the INTA/ or ALT_INTA/ pins is a violation of the PCI specification.

Register: 0xXX Message Address

Read/Write

31																													2	1	0
													М	ess	age	Ad	dres	SS													
															_																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Message Address

[31:2]


This field contains message address bits [31:2] for the MSI memory write transaction. The host system specifies and dword aligns the message address. During the address phase, the LSI53C1020 drives Message Address[1:0] to 0b00.

Reserved [1:0]

This field is reserved.

Register: 0xXX Message Upper Address

Read/Write




Message Upper Address

[31:0]

The LSI53C1020 supports 64-bit MSI. This 32-bit register contains the upper 32 bits of the 64-bit message address, which the system specifies. The host system software can program this register to 0x0000 to force the PCI function to generate 32-bit message addresses.

Register: 0xXX Message Data Read/Write




Message Data

[15:0]

System software initializes this 16-bit register by writing to it. The LSI53C1020 sends an interrupt message by writing a dword to the address held in the Message Address and Message Upper Address registers. This register forms bits [15:0] of the dword message that the PCI function passes to the host. The PCI function drives bits [31:16] of this message to 0x0000.

Register: 0xXX PCI-X Capability ID Read Only



PCI-X Capability ID

[7:0]

This 8-bit register indicates the type of the current data structure. This register returns 0x07, indicating the PCI-X Data Structure.

Register: 0xXX PCI-X Next Pointer

Read Only


7							0
			PCI-X Ne	ext Pointer			
X	Х	Х	Х	Х	Х	Х	Х

PCI-X Next Pointer

[7:0]

This 8-bit register points to the next item in the device's capabilities list. The value of this register varies according to system configuration.

Register: 0xXX PCI-X Command Read/Write



Reserved [15:7]

This field is reserved.

Maximum Outstanding Split Transactions [6:4]

These bits indicate the maximum number of split transactions the LSI53C1020 can have outstanding at one time. The LSI53C1020 uses the most recent value of this register each time it prepares a new sequence. Note that if the LSI53C1020 prepares a sequence before the setting of this field changes, the PCI function initiates the prepared sequence with the previous setting. Table 4.4 provides the bit encodings for this field.

Table 4.4 Maximum Outstanding Split Transactions

Bits [6:4] Encoding	Maximum Outstanding Split Transactions
0b000	1
0b001	2
0b010	3
0b011	4
0b100	8
0b101	Reserved
0b110	Reserved
0b111	Reserved

Maximum Memory Read Byte Count

[3:2]

These bits indicate the maximum byte count the LSI53C1020 uses when initiating a sequence with one of the burst memory read commands. Table 4.5 provides the bit encodings for this field.

Table 4.5 Maximum Memory Read Count

Bits [3:2] Encoding	Maximum Memory Read Byte Count
0b00	512
0b01	1024
0b10	2048
0b11	Reserved

Reserved

1

This bit is reserved.

Data Parity Error Recovery Enable

0

The host device driver sets this bit to allow the LSI53C1020 to attempt to recover from data parity errors. If the user clears this bit, and the LSI53C1020 is operating in the PCI-X mode, the LSI53C1020 asserts SERR/ whenever the Master Data Parity Error bit in the PCI Status register is set.

Register: 0xXX
PCI-X Status

Read/Write

31	30	29	28		26	25		23	22	21	20	19	18	17	16	15							8	7				3	2		0
														PC	·I_Y	Sta	tue														
	PCI-X Status																														
0	0	0	0	0	1	1	0	0	1	0	0	0	0	1	1	Х	Х	Х	Х	Χ	Х	Χ	Χ	Χ	Х	Х	Х	Χ	0	0	0

Reserved [31:30]

This field is reserved.

Received Split Completion Error Message

The LSI53C1020 sets this bit upon receipt of a split completion message if the split completion error attribute bit is set. Write a one (1) to this bit to clear it.

Designed Maximum Cumulative Read Size [28:26]

These read-only bits indicate a number greater than or equal to the maximum cumulative size of all outstanding burst memory read transactions for the LSI53C1020 PCI

29

device. The PCI function must report the smallest value that correctly indicates its capability. The LSI53C1020 reports 0b001 in this field to indicate a designed maximum cumulative read size of 2 Kbytes.

Designed Maximum Outstanding Split Transactions

[25:23]

These read-only bits indicate a number greater than or equal to the maximum number of all outstanding split transactions for the LSI53C1020 PCI device. The PCI function must report the smallest value that correctly indicates its capability. The LSI53C1020 reports 0b100 in this field to indicate that the designed maximum number of outstanding split transactions is eight.

Designed Maximum Memory Read Byte Count

[22:21]

These read-only bits indicate a number greater than or equal to the maximum byte count for the LSI53C1020 device. The PCI function uses this count to initiate a sequence with one of the burst memory read commands. The PCI function must report the smallest value that correctly indicates its capability. The LSI53C1020 reports 0b10 in this field to indicate that the designed maximum memory read bytes count is 2048.

Device Complexity

20

The PCI function clears this read-only bit to indicate that the LSI53C1020 is a simple device.

Unexpected Split Completion

19

The PCI function sets this read-only bit when it receives an unexpected split completion. When set, this bit remains set until software clears it. Write a one (1) to this bit to clear it.

Split Completion Discarded

18

The PCI function sets this read-only bit when it discards a split completion. When set, this bit remains set until software clears it. Write a one (1) to this bit to clear it.

133 MHz Capable

17

The MAD[15] Power-On Sense pin controls this read-only bit. Allowing the internal pull-downs to pull MAD[15] LOW sets this bit and enables 133 MHz operation of the PCI bus.

Pulling MAD[15] HIGH clears this bit and disables 133 MHz operation of the PCI bus. Refer to Section 3.10, "Power-On Sense Pins Description," page 3-19, for more information concerning the Power-On Sense pins.

64-bit Device 16

The MAD[14] Power-On Sense pin controls this read-only bit. Allowing the internal pull-downs to pull MAD[14] LOW sets this bit and indicates a 64-bit PCI Address/Data bus. Pulling MAD[14] HIGH clears this bit and indicates a 32-bit PCI Address/Data bus. If using the LSI53C1020 on an add-in card, this bit must indicate the size of the PCI Address/Data bus on the card. Refer to Section 3.10, "Power-On Sense Pins Description," for more information concerning the Power-On Sense pins.

Bus Number [15:8]

These read-only bits indicate the number of the LSI53C1020 bus segment. This PCI function uses this number as part of its Requester ID and Completer ID. This field is read for diagnostic purposes only.

Device Number [7:3]

These read-only bits indicate the device number of the LSI53C1020. This PCI function uses this number as part of its Requester ID and Completer ID. This field is read for diagnostic purposes only.

Function Number [2:0]

These read-only bits indicate the number in the Function Number field (AD[10:8]) of a Type 0 PCI configuration transaction. The PCI function uses this number as part of its Requester ID and Completer ID. This field always returns 0b000 to indicate the single PCI function on the LSI53C1020. This field is read for diagnostic purposes only.

4.2 I/O Space and Memory Space Register Description

This section describes the host interface registers in the PCI I/O Space and PCI Memory Space. These address spaces contain the Fusion-MPT interface register set. PCI Memory Space [0] and PCI Memory Space [1] form the PCI Memory Space. PCI Memory [0] supports normal memory accesses while PCI Memory Space [1] supports diagnostic memory accesses. For all registers except the Diagnostic Read/Write Data and Diagnostic Read/Write Address registers, access the address offset through either PCI I/O Space or PCI Memory Space [0]. Access to the Diagnostic Read/Write Data and Diagnostic Read/Write Address registers is only through PCI I/O Space.

Table 4.6 defines the PCI I/O Space address map.

Table 4.6 PCI I/O Space Address Map

31	0 Offset	Page
System Doorbell	0x0000	4-34
Write Sequence	0x0004	4-35
Host Diagnostic	0x0008	4-36
Test Base Address	0x000C	4-37
Diagnostic Read/Write Data	0x0010	4-38
Diagnostic Read/Write Address	0x0014	4-39
Reserved	0x0018-0x002F	_
Host Interrupt Status	0x0030	4-40
Host Interrupt Mask	0x0034	4-41
Reserved	0x0038-0x003F	_
Request FIFO	0x0040	4-42
Reply FIFO	0x0044	4-42
Reserved	0x0048-0x007F	_


Table 4.7 defines the PCI Memory Space [0] address map.

Table 4.7 PCI Memory [0] Address Map

31 0	Offset	Page
System Doorbell	0x0000	4-34
Write Sequence	0x0004	4-35
Host Diagnostic	0x0008	4-36
Test Base Address	0x000C	4-37
Reserved	0x0010-0x002F	1
Host Interrupt Status	0x0030	4-40
Host Interrupt Mask	0x0034	4-41
Reserved	0x0038-0x003F	1
Request FIFO	0x0040	4-42
Reply FIFO	0x0044	4-42
Reserved	0x0048-0x007F	-
Shared Memory	0x0080 - 0x(Sizeof(Mem0)-1)	_

Table 4.8 defines the PCI Memory Space [1] address map.

PCI Memory [1] Address Map Table 4.8



A bit level description of the PCI Memory and PCI I/O Spaces follows.

Register: 0x00 System Doorbell Read/Write



The System Doorbell register is a simple message passing mechanism that allows the system to pass single word messages to the embedded IOP processor and vice versa.

When a host system PCI master writes to the Host Registers->Doorbell register, the LSI53C1020 generates a maskable interrupt to the IOP. The value written by the host system is available for the IOP to read in the System Interface Registers->Doorbell register. The IOP clears the interrupt status after reading the value.

Conversely, when the IOP writes to the System Interface Registers->Doorbell register, the LSI53C1020 generates a maskable interrupt to the PCI system. The host system can read the value written by the IOP in the Host Registers->Doorbell register. The host system clears the interrupt status bit and interrupt pin by writing any value to the Host Registers->Interrupt Status register.

Host Doorbell Value

[31:0]

During a write, this register contains the doorbell value that the host system passes to the IOP. During a read, this register contains the doorbell value that the IOP passes to the host system.

Register: 0x04 Write Sequence Read/Write



The Write Sequence register provides a protection mechanism against inadvertent writes to the Host Diagnostic register.

> Reserved [31:4]

This field is reserved.

Write I/O Key [3:0]

To enable write access to the Diagnostic Read/Write Data, Diagnostic Read/Write Address, and Host Diagnostic register, perform five data-specific writes to the Write I/O Key. Writing an incorrect value to the Write I/O Key invalidates the key sequence, and the host must rewrite the entire sequence. The Write I/O Key sequence is: 0x0004, 0x000B, 0x0002, 0x0007, and 0x000D. To disable write access to the Diagnostic Read/Write Data, Diagnostic Read/Write Address, and Host Diagnostic registers, perform a write of any value, except the Write I/O Key sequence, to the Write Sequence register. The Diagnostic Write Enable bit, bit 7 in the

Host Diagnostic register, indicates the write access status.

Register: 0x08 Host Diagnostic Read/Write



The Host Diagnostic register contains diagnostic controls and status information. This register can only be written when bit 7 of this register is set.

Reserved [31:8]

This field is reserved.

Diagnostic Write Enable

7

The LSI53C1020 sets this read-only bit when the host writes the correct Write I/O Key to the Write Sequence register. The LSI53C1020 clears this bit when the host writes a value other than the Write I/O Key to the Write Sequence register.

Flash Bad Signature

6

The LSI53C1020 sets this bit if the IOP ARM966E-S processor encounters a bad Flash signature when booting from Flash ROM. The LSI53C1020 also sets the DisARM bit (bit 1 in this register) to hold the IOP ARM processor in a reset state. The LSI53C1020 maintains this state until the PCI host clears both the Flash Bad Signature and DisARM bits.

Reset History

5

The LSI53C1020 sets this bit if it experiences a Power-On Reset (POR), PCI Reset, or TestReset/. A host driver can clear this bit.

Diagnostic Read/Write Enable

4

Setting this bit enables access to the Diagnostic Read/Write Data and Diagnostic Read/Write Address registers.

TTL Interrupt

3

Setting this bit configures PCI INTA/ as a TTL output. Clearing this bit configures PCI INTA/ as an open-drain output. Use this bit for test purposes only.

Reset Adapter

2

Setting this write-only bit causes a hard reset within the LSI53C1020. The bit self-clears after eight PCI clock periods. After deasserting this bit, the IOP ARM processor executes from its default reset vector.

DisARM 1


Setting this bit disables the ARM processor.

Diagnostic Memory Enable

0

Setting this bit enables diagnostic memory accesses through PCI Memory Space [1]. Clearing this bit disables diagnostic memory accesses to PCI Memory Space [1] and returns 0xFFFF on reads.

Register: 0x0C Test Base Address Read/Write



The Test Base Address register specifies the base address for Memory Space [1] accesses.

Test Base Address

[31:16]

The number of significant bits is determined by the size of the PCI Memory Space [1] in the serial EEPROM.


Reserved [15:0]

This field is reserved.

Register: 0x10

Diagnostic Read/Write Data

Read/Write



The Diagnostic Read/Write Data register reads or writes dword locations on the LSI53C1020 internal bus. This register is only accessible through PCI I/O Space and returns 0xFFFFFFFF if read through PCI Memory Space. The host can enable write access to this register by writing the correct Write I/O Key to the Write Sequence register and setting bit 4, the Diagnostic Write Enable bit, of the Host Diagnostic register. A write of any value other than the correct Write I/O Key to the Write Sequence register disables write access to this register.

Diagnostic Read/Write Data

[31:0]

Using this register, the LSI53C1020 reads/writes data at the address that the Diagnostic Read/Write Address register specifies.

Register: 0x14

Diagnostic Read/Write Address

Read/Write

31																															0
	Diagnostic Read/Write Address																														
	2.03/.0010 1.000 1.100																														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The Diagnostic Read/Write Address register specifies a dword location on the internal bus. The address increments by a dword whenever the host system accesses the Diagnostic Read/Write Address register. This register is only accessible through PCI I/O Space and returns 0xFFFFFFF if read through PCI Memory Space. The host can enable write access to this register by writing the correct Write I/O Key to the Write Sequence register and setting bit 4, the Diagnostic Write Enable bit, of the Host Diagnostic register. A write of any value other than the correct Write I/O Key to the Write Sequence register disables write access to this register.

Diagnostic Read/Write Address

[31:0]

This register holds the address that the Diagnostic Read/Write Data register writes data to or reads data from.

Register: 0x30
Host Interrupt Status

Read/Write



The Host Interrupt Status register provides read-only interrupt status information to the PCI Host. A write to this register of any value clears the associated System Doorbell interrupt.

IOP Doorbell Status

31

The LSI53C1020 sets this bit when the IOP receives a message from the system doorbell but has yet to process it. The IOP processes the System Doorbell message by clearing the corresponding system request interrupt.

Reserved [30:4]

This field is reserved.

Reply Interrupt

3

The LSI53C1020 sets this bit when the Reply Post FIFO is not empty. The LSI53C1020 generates a PCI interrupt when this bit is set and the corresponding mask bit in the Host Interrupt Mask register is cleared.

Reserved [2:1]

This field is reserved.

System Doorbell Interrupt

0

The LSI53C1020 sets this bit when the IOP writes a value to the System Doorbell. The host can clear this bit by writing any value to this register. The LSI53C1020 generates a PCI interrupt when this bit is set and the corresponding mask bit in the Host Interrupt Mask register is cleared.

Register: 0x34
Host Interrupt Mask

Read/Write



The Host Interrupt Mask register masks and/or routes the interrupt conditions that the Host Interrupt Status register reports.

Reserved [31:10]

This field is reserved.

Interrupt Request Routing Mode

[9:8]

This field routes PCI interrupts to the INTA/ or ALT_INTA/ pins according to the bit encodings in Table 4.9. If the host system enables MSI, the LSI53C1020 does not signal PCI interrupts on the INTA/ or ALT_INTA/ pins.

Table 4.9 Interrupt Signal Routing

Bits [9:8] Encodings	Interrupt Signal Routing
0b00	INTA/ and ALT_INTA/
0b01	INTA/ Only
0b10	ALT_INTA/ Only
0b11	INTA/ Only

Reserved [7:4] This field is reserved.

Reply Interrupt Mask

3

Setting this bit masks reply interrupts and prevents the assertion of a PCI interrupt for all reply interrupt conditions.

Reserved [2:1]

This field is reserved.

Doorbell Interrupt Mask

0

Setting this bit masks System Doorbell interrupts and prevents the assertion of a PCI interrupt for all System Doorbell interrupt conditions.

Register: 0x40 Request FIFO Read/Write



The Request FIFO register provides Request Free Message Frame Addresses (MFAs) to the host system on reads and accepts Request Post MFAs from the host system on writes.


Request FIFO

[31:0]

For reads, the Request Free MFA is empty and this register contains 0xFFFFFFF. For writes, the register contains the Request Post MFA.

Register: 0x44

Reply FIFO Read/Write



The Reply FIFO register provides Reply Post MFAs to the host system on reads and accepts Reply Free MFAs from the host system on writes.

Reply FIFO [31:0]

For reads, the Request Free MFA is empty and this register contains 0xFFFFFFF. For writes, the register contains the Reply Free MFA.

Chapter 5 Specifications

This chapter specifies the LSI53C1020 electrical and physical characteristics. It is divided into the following sections:

- Section 5.1, "DC Characteristics"
- Section 5.2, "TolerANT Technology Electrical Characteristics"
- Section 5.3, "AC Characteristics"
- Section 5.4, "External Memory Timing Diagrams"
- Section 5.5, "Package Drawings"

Refer to the *PCI Local Bus Specification*, the *PCI-X Addendum to the PCI Local Bus Specification*, and the S*CSI Parallel Interface-4 Draft Specification* for PCI, PCI-X, and SCSI timings and timing diagrams. The LSI53C1020 timings conform to the timings these specifications provide.

5.1 DC Characteristics

This section describes the LSI53C1020 DC characteristics. Tables 5.1 through 5.11 give current and voltage specifications. Figures 5.1 and 5.2 are LVD transceiver schematics.

Table 5.1 Absolute Maximum Stress Ratings¹

Symbol	Parameter	Min	Max	Unit	Test Conditions
T _{STG}	Storage Temperature	-40	125	°C	-
V _{DD-Core}	Supply Voltage	-0.3	2.2	V	-
V _{DD-IO}	IO Supply Voltage	-0.3	3.9	V	_
V _{IN}	Input Voltage	-0.5	V _{DD} + 0.5	V	-
I _{LP} ²	Latch-up Current	±150	_	mA	-2 V < V _{PIN} < 8 V
T ²	Lead Temperature	_	125	°C	-
ESD ²	Electrostatic Discharge	-	2000	V	MIL-STD 883C, Method 3015.7

^{1.} Stresses beyond those listed above can damage the device. These are stress ratings only; functional operation of the device at or beyond these values is not implied.

Table 5.2 Operating Conditions¹

Symbol	Parameter	Min	Nominal	Max	Unit	Test Conditions
V _{DD-Core}	Core and Analog Supply Voltage	1.71	1.80	1.89	V	-
V _{DD-IO}	I/O Supply Voltage	2.97	3.30	3.63	V	_
I _{DD-Core}	Core and Analog Supply Current (Dynamic) ²	_	1.40	1.70	А	_
I _{DD-I/O}	I/O Supply Current (Dynamic)	_	0.40	0.80	А	-
T _j	Junction Temperature	_	_	115	°C	_
T _A	Operating Free Air	0	_	70.0	°C	_
θ_{JA}	Thermal Resistance (Junction to Ambient Air)	_	_	15.0	°C/W	0 Linear Feet/Minute

^{1.} Conditions that exceed the operating limits can cause the device to function incorrectly.

The core voltage must come up before I/O voltage. The following equation must hold at all times: $VDD_I/O \le (VDD_CORE + 2 V)$.

^{2.} SCSI pins only.

^{2.} Core and analog supply only.

Table 5.3 LVD Driver SCSI Signals¹ – SACK±, SATN±, SBSY±, SCD±, SD[15:0]±, SDP[1:0]±, SIO±, SMSG±, SREQ±, SRST±, SSEL±

Symbol	Parameter	Min	Max	Unit	Test Conditions
l _O +	Source (+) current	-6.5	-13.5	mA	Asserted state
I ₀ -	Sink (-) current	6.5	13.5	mA	Asserted state
I _O +	Source (+) current	2.5	9.5	mA	Negated state
I ₀ -	Sink (-) current	-2.5	-9.5	mA	Negated state
I _{OZ}	3-state leakage	_	20	μΑ	-

^{1.} V_{CM} = 0.7–1.8 V (Common Mode, nominal ~1.2 V), Rbias = 10.0 k Ω .

Figure 5.1 LVD Driver




Table 5.4 LVD Receiver SCSI Signals¹ – SACK±, SATN±, SBSY±, SCD±, SD[15:0]±, SDP[1:0]±, SIO±, SMSG±, SREQ±, SRST±, SSEL±

Symbol	Parameter	Min	Max	Unit	Test Conditions
VI	LVD receiver voltage asserting	30	_	mV	Differential voltage
VI	LVD receiver voltage negating	-	30	mV	Differential voltage

^{1.} $V_{CM} = 0.7-1.8 \text{ V}$ (Common Mode Voltage, nominal ~1.2 V.)

Figure 5.2 LVD Receiver




Table 5.5 DIFFSENS SCSI Signal

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IH}	HVD sense voltage	2.4	3.6	V	See note ¹
Vs	LVD sense voltage	0.7	1.9	V	See note ¹
V _{IL}	SE sense voltage	VSS - 0.35	0.5	V	See note ¹
I _{OZ}	3-state leakage	-10	10	μΑ	V _{PIN} = 0 V, 3.6 V

^{1.} $\rm V_{IH}, \, \rm V_{IL}, \, and \, \rm V_{S}$ are specified in the SPI-4 draft specification.

Table 5.6 Input Capacitance

Symbol	Parameter	Min	Max	Unit	Test Conditions
C _I	Input capacitance of input pads	_	7	pF	Guaranteed by design
C _{IO}	Input capacitance of I/O pads	_	15	pF	Guaranteed by design
C _{PCI}	Input capacitance of PCI pads	_	8	pF	Guaranteed by design
C _{LVD}	Input capacitance of LVD pads	-	8	pF	6.5 pf pad; 1.5 pf package

Table 5.7 8 mA Bidirectional Signals – GPIO[7:0], MAD[15:0], MADP[1:0], SerialDATA

Symbol	Parameter	Min	Max	Unit	Test Conditions	
V _{IH}	Input high voltage	2.0	3.6	V	-	
V _{IL}	Input low voltage	-0.3	0.8	V	_	
V _{OH}	Output high voltage	2.4	VDD	V	–8 mA	
V _{OL}	Output low voltage	VSS	0.4	V	8 mA	
I _{OZ}	3-state leakage	-10	10	μΑ	V _{PIN} = 0 V, 5.25 V	
I _{PULL}	Pull-up current	25	_	μΑ	_	

Table 5.8 8 mA PCI Bidirectional Signals – ACK64/, AD[63:0], C_BE[7:0]/, DEVSEL/, FRAME/, IRDY/, PAR, PAR64, PERR/, REQ64/, SERR/, STOP/, TRDY/

Symbol	Parameter	Min Max		Unit	Test Conditions	
V _{IH}	Input high voltage	0.5 VDD	0.5 VDD PCI5VBIAS ¹		-	
V _{IL}	Input low voltage	-0.5	0.3 VDD	V	_	
V _{OH}	Output high voltage	0.9 VDD	VDD	V	–500 μΑ	
V _{OL}	Output low voltage	VSS	0.1 VDD	V	1500 μΑ	
I _{OZ}	3-state leakage	-10	10	μΑ	V _{PIN} = 0 V, 5.25 V	
I _{PULL-DOWN}	Pull-down current ²	25	_	μΑ	-	

The maximum PCI input voltage depends upon the operating mode of the PCI bus, which PCI5VBIAS determines. The maximum input voltage in a 5 V PCI system is 5 V. The maximum input voltage in a 3.3 V PCI system is VDD. Refer to the signal description in Section 3.9, "Power and Ground Pins," page 3-17, for more information concerning PCI5VBIAS.

^{2.} Pull-down text does not apply to AD[31:0] and C_BE[3:0]/.

Table 5.9 Input Signals¹ – CLK, CLKMODE_0, CLKMODE_1, DIS_PCI_FSN/, DIS_SCSI_FSN/, GNT/, IDDTN, IDSEL, IOPD_GNT/, PVT1, PVT2, SCANEN, SCANMODE, SCLK, TCK_CHIP, TCK_ICE, TESTACLK, TESTCLKEN, TESTHCLK, TDI_CHIP, TDI_ICE, TMS_CHIP, TMS_ICE, TN, TRST_ICE/, TST_RST/, ZCR_EN/

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IH}	Input high voltage	2.0	VDD + 0.5	V	_
V _{IL}	Input low voltage	-0.3	0.8	V	_
I _{IN}	3-state leakage	-10	10	μΑ	V _{PIN} = 0 V, VDD + 0.5 V
I _{PULL-UP}	Pull current	25	_	μΑ	_

^{1.} Do not place pulls on CLK, GNT/, IDSEL, RST/, and SCLK. The pull information given does not apply to these signals.

Table 5.10 8 mA Output Signals¹ – ADSC/, ADV/, ALT_INTA/, BWE[1:0]/, FLSHALE[1:0]/, FLSHCE/, INTA/, MCLK, MOE/, PIPESTAT[2:0], RAMCE/, REQ/, RTCK_ICE, SerialCLK, TDO_CHIP, TDO_ICE, TRACECLK, TRACEPKT[7:0], TRACESYNC

Symbol	Parameter	Min Max		Unit	Test Conditions	
V _{OH}	Output high voltage	2.4	VDD	V	−8 mA	
V _{OL}	Output low voltage	VSS	0.4 VDD	V	8 mA	
I _{OZ}	3-state leakage	-10	10	μΑ	V _{PIN} = 0 V, 3.6 V	
I _{PULL-UP}	Pull current	25	_	μΑ	_	

^{1.} Do not place pulls on REQ/ and SERR/. The pull information given does not apply to these signals.

Table 5.11 12 mA Output Signals – A_LED/, B_LED/, HB_LED/

Symbol	Parameter	Min	Max	Unit	Test Conditions	
V _{OH}	Output high voltage	2.4	VDD	V	–12 mA	
V _{OL}	Output low voltage	VSS	0.4 VDD	V	12 mA	
I _{OZ}	3-state leakage	-10	10	μΑ	V _{PIN} = 0 V, 3.6 V	
I _{PULL-UP}	Pull current	25	_	μΑ	_	

5.2 TolerANT Technology Electrical Characteristics

The LSI53C1020 features TolerANT technology, which includes active negation on the SCSI drivers and input signal filtering on the SCSI receivers. Active negation actively drives the SCSI Request, Acknowledge, Data, and Parity signals HIGH rather than allowing them to be passively pulled up by terminators.

Table 5.12 provides electrical characteristics for SE SCSI signals. Figures 5.3 and 5.4 provide the reference information for testing SCSI signals.

Table 5.12 TolerANT Technology Electrical Characteristics for SE SCSI Signals¹

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{OH} ²	Output high voltage	2.5	3.7	V	I _{OH} = 0 mA.
V _{OL}	Output low voltage	0.0	0.5	V	I _{OL} = 48 mA.
V _{IH}	Input high voltage	1.9	5.50	V	Signal FALSE State.
V _{IL}	Input low voltage	-0.5	1.0	V	Referenced to V _{SS} Signal TRUE State.
V _{IK}	Input clamp voltage	ı	-0.75	V	$V_{pp} = Min;$ $I_1 = -20 \text{ mA}.$
V _{TH}	Threshold, HIGH to LOW	1.00	_	V	_
V _{TL}	Threshold, LOW to HIGH	_	1.90	V	_
$V_{TH}-V_{TL}$	Hysteresis	375	_	mV	_
l _{ih.hp}	Hot Plug High Level Current Peak	I	1.5	mA	Transient duration of 10% of peak equals 20 µs. This applies during physical insertion only.
I _{OH2}	Output high current	0	7	mA	V _{OH} = 2.2 V.
I _{OL}	Output low current	48	_	mA	V _{OL} = 0.5 V.
I _{OSH2}	Short-circuit output high current	48	_	mA	Short to V _{DD} ³ .
I _{OSL}	Short-circuit output low current	22	_	mA	Short to V _{SS.}

Table 5.12 TolerANT Technology Electrical Characteristics for SE SCSI Signals¹ (Cont.)

Symbol	Parameter	Min	Max	Unit	Test Conditions
I _{LH}	Input high leakage	-	20	μА	-0.5 <v<sub>DD<5.25 V_{PIN} = 2.7 V.</v<sub>
I _{LL}	Input low leakage	_	20	μА	$-0.5 < V_{DD} < 5.25$ $V_{PIN} = 0.5 \text{ V}.$
R _I	Input resistance	20	_	MΩ	Receivers Disabled.
C _P	Capacitance per pin	_	8	pF	PQFP
dVH/dt	Slew rate LOW to HIGH	110	540	mV/ns	See Figure 5.3.
dVL/dt	Slew rate HIGH to LOW	110	540	mV/ns	See Figure 5.3.
ESD _{HBM}	Electrostatic discharge (HBM)	2	-	kV	MIL-STD-883C; Method 3015-7; 100 pF at 1.5 kΩ.
ESD _{CDM}	Electrostatic discharge (CDM)	0.5	_	kV	ESD DS5.3.1-1996.
_	Latch-up	100	_	mA	-
_	Filter delay	20	30	ns	See Figure 5.4.
_	Ultra filter delay	10	15	ns	See Figure 5.4.
_	Ultra2 filter delay	5	8	ns	See Figure 5.4.
_	Extended filter delay	40	60	ns	See Figure 5.4.

- 1. These values are guaranteed by periodic characterization; they are not 100% tested on every device.
- 2. Active negation outputs only: Data, Parity, SREQ/, and SACK/. SCSI SE mode only (minus pins).
- 3. Single pin only; irreversible damage can occur if sustained for longer than one second.

Figure 5.3 Rise and Fall Time Test Condition




Figure 5.4 SCSI Input Filtering



Note: t₁ is the input filtering period.

5.3 AC Characteristics

The AC characteristics described in this section apply over the entire range of operating conditions (refer to Section 5.1, "DC Characteristics," page 5-1, for more details). Chip timing is based on simulation at worst-case voltage, temperature, and processing. Timing has been developed with a load capacitance of 50 pF. Table 5.13 and Figure 5.5 provide external clock timing data.

Table 5.13 External Clock

		133 MHz PCI-X		66 MHz PCI-X		66 MHz PCI		33 MHz PCI		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t ₁	PCI Bus clock period ¹	7.5	20	15	20	15	30	30	250	ns
	SCSI clock period	25	25	25	25	25	25	25	25	ns
t ₂	PCI CLK LOW time ²	3	_	6	_	6	_	11	_	ns
	SCLK LOW time	10	15	10	15	10	15	10	15	ns
t ₃	PCI CLK HIGH time	3	_	6	_	6	_	11	_	ns
	SCLK HIGH time	10	15	10	15	10	15	10	15	ns
t ₄	PCI CLK slew rate	1.5	4	1.5	4	1.5	4	1	4	V/ns

^{1.} For frequencies above 33 MHz, the clock frequency cannot be changed beyond the spread spectrum limits except while RST/ is asserted.

^{2.} Duty cycle not to exceed 60/40.

Figure 5.5 External Clock




Table 5.14 and Figure 5.6 provide reset input timing data.

Table 5.14 Reset Input

Symbol	Parameter	Min	Max	Unit
t ₁	Reset pulse width	10	_	ns
t ₂	Reset deasserted setup to CLK HIGH	0	_	ns
t ₃	MAD setup time to CLK HIGH (for configuring the MAD bus only)	20	_	ns
t ₄	MAD hold time from CLK HIGH (for configuring the MAD bus only)	20	_	ns

Figure 5.6 Reset Input





Table 5.15 and Figure 5.7 provide Interrupt Output timing data.

Table 5.15 Interrupt Output

Symbol	Parameter	Min	Max	Unit
t ₁	CLK HIGH to IRQ/ LOW	2	11	ns
t ₂	CLK HIGH to IRQ/ HIGH	2	11	ns
t ₃	IRQ/ deassertion time	3	_	CLK

Figure 5.7 Interrupt Output



5.4 External Memory Timing Diagrams

This section includes timing diagrams for external memory accesses. Figure 5.8 to Figure 5.11 illustrate accesses to the Flash ROM.

Figure 5.8 Flash ROM Address Timing




Figure 5.9 Flash ROM Read Timing




Figure 5.10 Flash ROM Write Timing





Figure 5.11 Flash ROM Polling



5.5 Package Drawings

Figure 5.12 illustrates the signal locations on the Ball Grid Array (BGA). Figure 5.13 provides the 456-EPBGA mechanical drawing for the LSI53C1020.

Figure 5.12 LSI53C1020 456-Pin BGA Top View

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13
VDD_IO	VDD_IO	NC NC	NC NC	VSS_IO	VDD_IO	NC NC	NC B8	VSS_IO	VDD_IO	NC B11	NC B12	VSS_IO
B'	TRACE	B3	D4	B3	B0	D'	Во	Бэ	ВІО	BII	D12	B13
VSS_IO	PKT1	TRACECLK	VSSC	NC	NC	NC	NC	NC	NC	NC	NC	NC
C1	C2 TRACE	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13
VDDA	PKT4	PIPESTAT2	VSS_IO	TN	NC	VDD_IO	VSS_IO	NC	NC	VDD_IO	VSS_IO	NC
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13
			TRACE									
SD11+ E1	VDDC E2	VDD_IO E3	PKT0	PIPESTAT0	VDDC E6	TESTCLKEN E7	NC E8	NC E9	NC E10	NC E11	NC E12	NC E13
[·	L-2	TRACE	TRACE	TRACE	-	L'	L-0	Lo	10		12	
VSS_IO	DIFFSENS	PKT5	PKT3	SYNC	PIPESTAT1	SCANMODE	NC	NC	NC	NC	NC	NC
F1	F2	F3	F4 TRACE	F5 TRACE								
VDD_IO	SD11-	SCLK	PKT7	PKT2								
G1	G2	G3	G4	G5								
				TRACE								
SD10+	SD10-	VSS_IO	VSSC	PKT6	ļ							
n.	пи	ПЭ	Π 4	По								
SD8-	SD8+	VDD_IO	SD9+	VSSA								
J1	J2	J3	J4	J5]							
VSS IO	SREQ-	SREQ+	SD9-	SIO+								
K1	K2	K3	K4	K5	1							
	l											
VDD_IO	SSEL+	SCD-	SCD+	SIO-						L11	1140	1149
L1	L2	L3	L-4	L5						- 11	L12	L13
SMSG+	SMSG-	VSS_IO	SSEL-	SACK+						VSS_IO	VSS_IO	VSS_IO
M1	M2	M3	M4	M5						M11	M12	M13
SRST-	SRST+	VDD_IO	SATN-	SACK-						VSS_IO	VSS_IO	VSS_IO
N1	N2	N3	N4	N5						N11	N12	N13
VSS_IO	VDDC	SBSY-	SBSY+	SATN+						VSS_IO	VSS_IO	VSS_IO
P1	P2	P3	P4	P5						P11	P12	P13
VDD_IO	VSSC	SD7+	SDP0-	SDP0+						VSS_IO	VSS_IO	VSS_IO
R1	R2	R3	R4	R5	İ					R11	R12	R13
A_RBIAS	SD5+	VSS_IO	SD7-	SD6+						VSS_IO	VSS_IO	VSS_IO
T1	T2	T3	3D7-	T5						T11	T12	T13
A_VDDBIAS	SD5-	VDD_IO	SD4+	SD6-						VSS_IO	VSS_IO	VSS_IO
U1	U2	U3	U4	U5								
VSS_IO	SD4-	SD2+	SD3+	SD3-								
V1	V2	V3	V4	V5								
VDD_IO	SD2-	SD0+	SD1-	SD1+								
W1	W2	SD0+ W3	SD1-	SD1+ W5	1							
SDP1+	SDP1-	VSS_IO	SD0-	SD15+								
Y1	Y2	Y3	Y4	Y5								
SD15-	SD14+	VDD_IO	IDDTN	TMS_ICE								
AA1	AA2	AA3	AA4	AA5	1							
VCC 1C	CD44	CD42.	TOK ICE	DTCK ICE								
VSS_IO AB1	SD14- AB2	SD13+	TCK_ICE	RTCK_ICE	AB6	AB7	AB8	AB9	AB10	AB11	AB12	AB13
VDD_IO	SD13-	TDI_ICE	TRST_ICE/	VSSC	TESTACLK	VSSC	VSSC	NC	RST/	AD28	AD24	C_BE3/
AC1	AC2	AC3	AC4	AC5	AC6	AC7	AC8	AC9	AC10	AC11	AC12	AC13
SD12+	CLK MODE 1	VSS IO	DIS_SCSI_ FSN/	IOPD GNT/	TCK CHIP	VDDC	INTA/	NC	PCI5VBIAS	AD27	AD23	IDSEL
AD1	AD2	AD3	AD4	AD5	AD6	AD7	AD8	AD9	AD10	AD11	AD12	AD13
SD12-	TDO_ICE	VDDC	VDD_IO	TST_RST/ AE5	TDO_CHIP	VSS_IO AE7	VDD_IO	PCI5VBIAS AE9	REQ/ AE10	VSS_IO	VDD_IO	AD22
AE1	AE2	AE3	AE4	MES	AE6	AE/	AE8	WEA	AE IU	AE11	AE12	AE13
VSS_IO	TESTHCLK	VDDC	TMS_CHIP	PVT1	PCI5VBIAS	NC	GNT/	AD31	AD29	AD26	AD25	AD21
AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13
VDD_IO	VSS_IO	TDI_CHIP	PVT2	VDD_IO	VSS_IO	ALT INTA/	AD30	VDD_IO	VSS_IO	AD20	PCI5VBIAS	VDD_IO
ADD_IO	V33_IU	1DI_CHIP	FVIZ	טו_טטעי	V33_IU	ALT_INTA/	ADSU	VDD_IO	V33_IU	ADZU	FCIOVBIAS	עטט_וט

Figure 5.12 LSI53C1020 456-Pin BGA Top View (Cont.)

A14	A15	A16	A17	A18	A19	A20	A21	IA22	A23	A24	A25	A26
						A20				DIS_PCI_		
VDD_IO B14	NC B15	NC B16	VSS_IO B17	VDD_IO B18	NC B19	NC B20	VSS_IO B21	VDD_IO B22	NC B23	FSN/ B24	VSS_IO B25	VDD_IO B26
D14	B 13	БІО	B17	БІО	Біэ	B20	B21	DZZ	B23	D24	523	520
NC C14	NC C15	NC C16	NC C17	NC C18	NC C19	NC C20	NC C21	NC C22	ADV/ C23	MADP0	MAD13	VSS_IO
VSSC D14	VDD_IO D15	VSS_IO D16	NC D17	NC D18	VDD_IO D19	VSS_IO	VSSC D21	MADP1 D22	VDD_IO D23	MAD10 D24	HB_LED/ D25	VSSC D26
NC E14	VDDC E15	NC E16	NC E17	NC E18	NC E19	RAMCE/	ADSC/	MAD15 E22	MAD12 E23	VSS_IO E24	MAD2 E25	MAD7 E26
											-	
NC	NC	NC	NC	NC	VDDC	MCLK	MAD14	MAD11 F22	MAD8 F23	BWE1/ F24	MAD6 F25	VDD_IO F26
								MAD9 G22	MAD1 G23	MAD4 G24	VSSC G25	VSS_IO G26
								MAD0 H22	MAD3 H23	VDD_IO H24	FLSHCE/ H25	MOE/ H26
								MAD5	BWE0/	VSS_IO	GPIO3	SerialDATA
								VDDC K22	A_LED/ K23	FLSHALE1/ K24	SerialCLK K25	VDD_IO K26
L14	L15	L16	1					FLSHALE0/	B_LED/ L23	GPIO2 L24	GPIO7	VSS_IO
V/00 10	V/00 IO	V/00 10						V000	00100	V/DD 10	ODIOS	4004
VSS_IO M14	VSS_IO M15	VSS_IO M16	-					VSSC M22	GPIO6 M23	VDD_IO M24	GPIO5 M25	AD34 M26
VSS_IO	VSS_IO	VSS_IO						VDDC	PCI5VBIAS	VSS_IO	GPIO4	AD35
N14	N15	N16	1					N22	N23	N24	N25	N26
VSS IO	VSS IO	VSS IO						SCANEN	ZCR EN/	AD32	AD33	VDD IO
P14	P15	P16	1					P22	P23	P24	P25	P26
VSS_IO	VSS IO	VSS IO						AD42	AD41	AD39	AD38	VSS_IO
R14	R15	R16	1					R22	R23	R24	R25	R26
VSS_IO	VSS IO	VSS_IO						AD43	AD40	VDD_IO	AD44	AD36
T14	T15	T16	†					T22	T23	T24	T25	T26
VSS_IO	VSS_IO	VSS_IO						AD47	AD46	VSS_IO	AD45	AD37
100_10	V00_10	V00_10	J					U22	U23	U24	U25	U26
								AD55	AD49	AD52	AD48	VDD IO
								V22	V23	V24	V25	V26
								AD56	AD53	AD54	AD51	VSS_IO
								W22	W23	W24	W25	W26
								AD63	AD59	VDD IO	PCI5VBIAS	AD50
								Y22	Y23	Y24	Y25	Y26
								PCI5VBIAS	C_BE5/	VSS_IO	AD58	AD57
								AA22	AA23	AA24	AA25	AA26
								CLK MODE_0	C_BE7/	PAR64	AD60	VDD_IO
AB14	AB15	AB16	AB17	AB18	AB19	AB20	AB21	AB22	AB23	AB24	AB25	AB26
C_BE2/	FRAME/	STOP/	AD12	AD11	AD5	ACK64/	VDDA	PCI5VBIAS	VSSC	VSSC	AD62	VSS_IO
AC14	AC15	AC16	AC17	AC18	AC19	AC20	AC21	AC22	AC23	AC24	AC25	AC26
AD16	AD17	DEVSEL/	SERR/	AD13	AD8	AD2	AD0	CLK	GPIO0	VDD_IO	C_BE6/	AD61
AD14	AD15	AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23	AD24	AD25	AD26
VSSC	VSS_IO	VDD_IO	AD15	PCI5VBIAS	VSS_IO	VDD_IO	AD4	REQ64/	VSS_IO	VSSA	VDDC	C_BE4/
AE14	AE15	AE16	AE17	AE18	AE19	AE20	AE21	AE22	AE23	AE24	AE25	AE26
AD18	IRDY/	TRDY/	PERR/	C_BE1/	AD14	AD9	C_BE0/	AD6	AD1	VDDC	GPIO1	VDD_IO
AF14	AF15	AF16	AF17	AF18	AF19	AF20	AF21	AF22	AF23	AF24	AF25	AF26
VSS_IO	VDDC	AD19	VDD_IO	VSS_IO	PAR	AD10	VDD_IO	VSS_IO	AD7	AD3	VDD_IO	VSS_IO

Table 5.16 contains the pinout for the LSI53C1020.

Table 5.16 LSI53C1020 Signal List by Signal Name

Signal E	Ball	Signal	Ball	Signal	Ball	Signal	Ball	Signal	Ball
AD0 AC AD1 AE AD2 AC AD3 AF	B20 C21 E23 C20 F24	AD46 AD47 AD48 AD49 AD50	T23 T22 U25 U23 W26	FLSHALE1/ FLSHCE/ FRAME/ GNT/ GPIO0	G25 AB15 AE8 AC23	NC NC NC NC	A20 A23 B5 B6 B7	NC NC NC NC PAR	E18 AB9 AC9 AE7 AF19
AD5 AE AD6 AE AD7 AF AD8 AC	D21 B19 E22 F23 C19 E20	AD51 AD52 AD53 AD54 AD55 AD56	V25 U24 V23 V24 U22 V22	GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6	AE25 K24 H25 M25 L25 L23	NC NC NC NC NC NC	B8 B9 B10 B11 B12 B13	PAR64 PCI5VBIAS PCI5VBIAS PCI5VBIAS PCI5VBIAS PCI5VBIAS	AF12
AD11 AE AD12 AE AD13 AC AD14 AE	F20 B18 B17 C18 E19	AD57 AD58 AD59 AD60 AD61	Y26 Y25 W23 AA25 AC26	GPIO7 HB_LED/ IDDTN IDSEL INTA/	K25 C25 Y4 AC13 AC8	NC NC NC NC NC	B14 B15 B16 B17 B18		Y22 W25 M23 AE17
AD16 AC AD17 AC AD18 AE AD19 AF	D17 C14 C15 E14 F16 F11	AD62 AD63 ADSC/ ADV/ ALT_INTA/ A_LED/	AB25 W22 D21 B23 AF7 J23	IOPD_GNT IRDY/ MAD0 MAD1 MAD2 MAD3	/ AC5 AE15 G22 F23 D25 G23	NC NC NC NC NC NC	B19 B20 B21 B22 C6 C9	PIPESTATO PIPESTAT1 PIPESTAT2 PVT1 PVT2 RAMCE/	D5 E6 C3 AE5 AF4 D20
AD21 AE AD22 AC AD23 AC AD24 AE	E13 D13 C12 B12 E12	A_RBIAS A_VDDBIA B_LED/ BWE0/ BWE1/	R1	MAD4 MAD5 MAD6 MAD7 MAD8	F24 H22 E25 D26 E23	NC NC NC NC NC	C10 C13 C17 C18 D8	REQ/	AD10 AD22 AB10 AA5 M5
AD26 AE AD27 AC AD28 AE AD29 AE	E11 C11 B11 E10 AF8	C_BE0/ C_BE1/ C_BE2/ C_BE3/ C_BE4/	AE21 AE18 AB14 AB13 AD26	MAD9 MAD10 MAD11 MAD12 MAD13	F22 C24 E22 D23 B25	NC NC NC NC	D9 D10 D11 D12 D13	SACK+ SATN- SATN+ SBSY- SBSY+	L5 M4 N5 N3 N4
AD31 A AD32 N AD33 N AD34 L	NE9 N24 N25 L26 M26	C_BE5/ C_BE6/ C_BE7/ CLK CLK	Y23 AC25 AA23 AC22	MAD14 MAD15 MADP0 MADP1 MCLK	E21 D22 B24 C22 E20	NC NC NC NC	D14 D16 D17 D18 D19	SCANEN SCANMODE SCD- SCD+ SCLK	N22
AD36 F AD37 T AD38 F AD39 F	R26 T26 P25 P24 R23	MODE_0 CLK MODE_1 DEVSEL/ DIFFSENS	AA22 AC2 AC16 E2	MOE/ NC NC NC NC	G26 A3 A4 A7 A8	NC NC NC NC NC	E8 E9 E10 E11 E12	SD0- SD0+ SD1- SD1+ SD2-	W4 V3 V4 V5 V2
AD41 F AD42 F AD43 F AD44 F	P23 P22 R22 R25 T25	DIS_ PCI_FSN/ DIS_ SCSI_FSN/ FLSHALE0	A24 / AC4	NC NC NC NC NC	A11 A12 A15 A16 A19	NC NC NC NC	E13 E14 E15 E16 E17	SD2+ SD3- SD3+ SD4- SD4+	U3 U5 U4 U2 T4

Table 5.16 LSI53C1020 Signal List by Signal Name (Cont.)

Signal	Ball	Signal	Ball	Signal	Ball	Signal	Ball	Signal	Ball
SD5- SD6- SD6- SD7-+ SD8- SD8+ SD9- SD10- SD11- SD11- SD12- SD13- SD13- SD14- SD15- SD15- SDP0- SDP0- SDP1- SP1- SP1- SP1- SP1- SP1- SP1- SP1- S	1225543124421121112312221222222222222222	TESTACLK TESTCLKEN TESTCLKEN TESTHCLK TMS_CHIP TMS_ICE TN TRACECLK TRACEPKT	AE2 AE4 Y5 C5 B3 D4 B2 F5 B E4 C2 F5 G E3 G G5	VDD_IO VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDD	V1 W24 A26 AD12 AD16 AD20 AF13 AF21 AF21 AF21 AF21 AF21 AF21 AF21 AF21	V\$\$_IO V\$ V\$\$_IO V\$ V\$\$_IO V\$ V\$ V\$ V\$ V\$ V\$ V\$ V\$ V\$ V\$ V\$ V\$ V\$	C20 D24 F26 G3 H24 L11 K26 L13 L14 L15 M112 M113 M14 M15 M14 M15 M14 N11 N112 N13 N14 P15 P16 R11 R112 R13 R14 R15 R11 R112 R13 R14 R15 R11 R11 R11 R11 R11 R11 R11 R11 R11	VSS_IO VS	T14 T15 T16 T24 U26 W3 Y24 AB26 AD7 AD11 AD23 AF10 AF10 AF14 AF22 AF10 AF14 AF26 AF10 AF14 AF26 AF26 AF26 AF26 AF26 AF26 AF27 AD24 AB27 AB28 AB28 AB28 AB28 AB28 AB28 AB28 AB28

Table 5.17 contains the pinout for the LSI53C1020.


Table 5.17 LSI53C1020 Signal List by BGA Position

Ball	Signal	Ball	Signal	Ball	Signal	Ball	Signal	Ball	Signal
A1 A2 A3 A4 A5 A6 A7 A8 A10 A112 A13 A14 A15 A17 A18 A20 A21 A22 A23 A24 A26 B1 B2 B3 B5 B6 B7 B8 B111 B13 B14 B15 B17 B17 B18 B17 B17 B17 B17 B17 B17 B17 B17 B17 B17	VDD_IO	C3 C4 C5 C6 C7 C8 C10 C112 C13 C14 C16 C17 C18 C20 C21 C23 C24 C25 C26 D1 D2 D3 D6	NC NC ADV/ MADP0 MAD13 VSS_IO VDDA TRACEPKT4 PIPESTAT2 VSS_IO NC VDD_IO VSS_IO NC VDD_IO VSS_IO NC VDD_IO VSS_IO NC VSS_IO NC VDD_IO VSS_IO NC VDD_IO VSS_IO NC VDD_IO VSSC MADP1 VDD_IO TRACEPKTO PIPESTATO PIPESTATO NC	D14 D15 D16 D17 D18 D20 D21 D22 D23 D24 D25 D26 E1 E2 E3 E4 E5 E6 E7 E8 E9 E10 E11 E12 E13 E14 E15 E16 E17 E19 E20 E21 E22 E23 E24 E25 E26 E17 E17 E18 E19 E20 E19 E19 E19 E19 E19 E19 E19 E19 E19 E19	VDDC NC NC NC NC RAMCE/ ADSC/ MAD15 MAD12 VSS_IO MAD2	F24 F25 F26 G1 G2 G3 G4 G52 G23 G24 G25 G26 H1 H2 H23 H24 H25 H21 J2 J2 J23 J24 K2 K2 K2 K2 K2 K2 K2 K2 K2 K2 K2 K2 K2	MAD4 VSSC VSS_IO SD10+ SD10- VSS_IO VSSC TRACEPKT6 MAD0 MAD3 VDD_IO FLSHCE/ MOE/ SD8- SD8+ VDD_IO SD9+ VSSA MAD5 BWE0/ VSS_IO GPIO3 SerialDATA VSS_IO GPIO3 SerialDATA VSS_IO SREQ+ SD9- SIO+ VDDC A_LED/ FLSHALE1/ SerialCLK VDD_IO SSEL+ SCD- SCD+ SCD- SCD+ SIO- FLSHALE0/ B_LED/ GPIO2 GPIO2 GPIO2 GPIO2 GPIO2 SMSG- VSS_IO SMSG- VSS_IO	L4 L5 L11 L12 L13 L14 L15 L22 L23 L24 L25 L26 M1 M2 M3 M4 M5 M11 M12 M23 M24 M25 M26 N1 N2 N3 N4 N5 N11 N12 N13 N14 N5 N11 N12 N13 N14 N15 N16 N11 N16 N17 N17 N17 N17 N17 N17 N17 N17 N17 N17	SSEL- SACK+ VSS_IO D IO D IO D IO D IO D IO D IO D IO D

Table 5.17 LSI53C1020 Signal List by BGA Position (Cont.)

Ball	Signal	Ball	Signal	Ball	Signal	Ball	Signal	Ball	Signal
P1 P2 P3 P4 P15 P16 P17 P18 P18 P19	Signal VDD_IO	T25 T26 U1 U2 U3 U4 U5 U22 U23 U24 U25 V26 V1 V2 V3 V4 V5 V22 V23 V24 V25 V26 W1 W2 W3 W4 W5 V22 W3 V24 V25 V26 W1 W2 W3 W4 W5 V22 W3 W4 W5 V22 W3 W4 W5 V26 W1 W2 W3 W4 W5 W20 W3 W4 W5	AD45 AD37 VSS_IO SD4+ SD3+ SD3- AD55 AD49 AD55 AD49 AD52 AD48 VDD_IO VDD_IO SD2- SD0+ SD1- SD1+ AD56 AD53 AD51 VSS_IO SDP1+ SDP1- VSS_IO SDP1+ SDP1- VSS_IO SD15+ AD63 AD59 VDD_IO PCI5VBIAS AD50 SD15- SD14+ VDD_IO PCI5VBIAS AD50 SD15- SD14+ VDD_IO SD15- SD14+ VDD_IO FCI5VBIAS AD50 SD15- SD14+ VDD_IO SD15- SD14- VSS_IO AD58 AD57 VSS_IO SD14- SD13+ TCK_ICE	AA5 AA22 AA23 AA24 AA25 AA26 AB1 AB2 AB3 AB4 AB5 AB6 AB7 AB8 AB10 AB11 AB15 AB16 AB17 AB18 AB18 AB19 AB20 AB21 AB22 AB23 AB24 AB25 AB26 AC1 AC2 AC3 AC4 AC5 AC6 AC1 AC6 AC1 AC6 AC7 AC8 AC9	RTCK_ICE CLKMODE_0 C_BE7/ PAR64 AD60 VDD_IO VDD_IO SD13- TDI_ICE TRST_ICE/ VSSC TESTACLK VSSC NC RST/ AD28 AD24 C_BE3/ C_BE2/ FRAME/ STOP/ AD12 AD11 AD5 ACK64/ VDDA PCI5VBIAS VSSC VSSC VSSC VSSC AD62 VSS_IO SD12+ CLKMODE_1 VSS_IO DIS_ SCSI_FSN/ OPD_GNT/ TCK_CHIP VDDC INTA/ NC PCI5VBIAS AD27 AD23 IDSEL	AC14 AC15 AC16 AC17 AC18 AC20 AC21 AC22 AC23 AC24 AC25 AD1 AD2 AD3 AD4 AD5 AD11 AD113 AD114 AD15 AD117 AD18 AD117 AD18 AD118 AD16 AD17 AD18 AD19 AD20 AD21 AD21 AD21 AD21 AD21 AD21 AD21 AD21	AD16 AD17 DEVSEL/ SERR/ AD13 AD8 AD2 AD0 CLK GPIO0 VDD_IO C_BE6/ AD61 SD12- TDO_ICE VDDC VDD_IO TST_RST/ TDO_CHIP VSS_IO VDD_IO PCI5VBIAS REQ/ VSS_IO VDD_IO AD15 PCI5VBIAS VSS_IO VSS_IO VDD_IO AD15 PCI5VBIAS VSS_IO	AE8 AE9 AE112 AE13 AE14 AE15 AE16 AE17 AE21 AE22 AE23 AE23 AF2 AF2 AF7 AF7 AF7 AF9 AF11	Signal GNT/ AD31 AD29 AD26 AD25 AD21 AD18 IRDY/ TRDY/ PERR/ C_BE1/ AD14 AD9 C_BE0/ AD6 AD1 VDDC GPIO1 VDD_IO VDD_IO VSS_IO TDI_CHIP PVT2 VDD_IO VSS_IO ALT_INTA/ AD30 VDD_IO VSS_IO ALT_INTA/ AD30 VDD_IO VSS_IO AD20 PCI5VBIAS VDD_IO VSS_IO AD20 PCI5VBIAS VDD_IO VSS_IO AD10 VSS_IO AD20 PCI5VBIAS VDD_IO VSS_IO AD10 VSS_IO AD3 VDD_IO VSS_IO AD3 VDD_IO VSS_IO AD7 AD3 VDD_IO VSS_IO AD7 AD3 VDD_IO VSS_IO SS_IO AD7 AD3 VDD_IO VSS_IO AD7 AD3 VDD_IO VSS_IO SS_IO VSS_IO AD7 AD3 VDD_IO VSS_IO AD7 AD3 VDD_IO VSS_IO

Figure 5.13 456-Pin EPBGA (KY) Mechanical Drawing



Important: This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code KY.

Appendix A Register Summary

Tables A.1, A.2, and A.3 provide a register summary.

Table A.1 LSI53C1020 PCI Registers

Register Name	Offset ¹	Read/Write	Page
Vendor ID	0x00-0x01	Read Only	4-3
Device ID	0x02-0x03	Read Only	4-3
Command	0x04-0x05	Read/Write	4-3
Status	0x06-0x07	Read/Write	4-5
Revision ID	0x08	Read/Write	4-7
Class Code	0x09-0x0B	Read Only	4-7
Cache Line Size	0x0C	Read/Write	4-8
Latency Timer	0x0D	Read/Write	4-8
Header Type	0x0E	Read Only	4-9
Reserved	0x0F	Reserved	4-9
I/O Base Address	0x10-0x13	Read/Write	4-10
Memory [0] Low	0x14-0x17	Read/Write	4-10
Memory [0] High	0x18-0x1B	Read/Write	4-11
Memory [1] Low	0x1C-0x1F	Read/Write	4-11
Memory [1] High	0x20-0x23	Read/Write	4-12
Reserved	0x24-0x27; 0x28-0x2B	Reserved	4-12
Subsystem Vendor ID	0x2C-0x2D	Read Only	4-13
Subsystem ID	0x2E-0x2F	Read Only	4-14

Table A.1 LSI53C1020 PCI Registers (Cont.)

Register Name	Offset ¹	Read/Write	Page
Expansion ROM Base Address	0x30-0x33	Read/Write	4-15
Capabilities Pointer	0x34	Read Only	4-16
Reserved	0x35-0x37; 0x38-0x3B	Reserved	4-16
Interrupt Line	0x3C	Read/Write	4-17
Interrupt Pin	0x3D	Read Only	4-17
Minimum Grant	0x3E	Read Only	4-18
Maximum Latency	0x3F	Read Only	4-18
Power Management Capability ID	_	Read Only	4-19
Power Management Next Pointer	_	Read Only	4-20
Power Management Capabilities	_	Read Only	4-20
Power Management Control/Status	_	Read/Write	4-21
Power Management Bridge Support Extensions	-	Read Only	4-22
Power Management Data	_	Read Only	4-22
MSI Capability ID	_	Read Only	4-22
MSI Next Pointer	_	Read Only	4-23
Message Control	_	Read/Write	4-23
Message Address	_	Read/Write	4-25
Message Upper Address	_	Read/Write	4-25
Message Data	_	Read/Write	4-26
PCI-X Capability ID	_	Read Only	4-26
PCI-X Next Pointer	_	Read Only	4-27
PCI-X Command	_	Read/Write	4-27
PCI-X Status	_	Read/Write	4-29

The offset of the PCI extended capabilities registers can vary. Access these registers through the Next Pointer and Capability ID registers.

Table A.2 LSI53C1020 PCI I/O Space Registers

Register Name	Offset	Offset Read/Write		Offset Read/Write Pa	
System Doorbell	0x00	Read/Write	4-34		
Write Sequence	0x04	Read/Write	4-35		
Host Diagnostic	0x08	Read/Write	4-36		
Test Base Address	0x0C	Read/Write	4-37		
Diagnostic Read/Write Data	0x10	Read/Write	4-38		
Diagnostic Read/Write Address	0x14	Read/Write	4-39		
Reserved	0x18-0x2F	Reserved	_		
Host Interrupt Status	0x30	Read/Write	4-40		
Host Interrupt Mask	0x34	Read/Write	4-41		
Reserved	0x38-0x3F	Reserved	_		
Request FIFO	0x40	Read/Write	4-42		
Reply FIFO	0x44	Read/Write	4-42		

Table A.3 LSI53C1020 PCI Memory [0] Registers

Register Name	Offset	Read/Write	Page
System Doorbell	0x00	Read/Write	4-34
Write Sequence	0x04	Read/Write	4-35
Host Diagnostic	0x08	Read/Write	4-36
Test Base Address	0x0C	Read/Write	4-37
Reserved	0x10-0x2F	Reserved	_
Host Interrupt Status	0x30	Read/Write	4-40
Host Interrupt Mask	0x34	Read/Write	4-41
Reserved	0x38-0x3F	Reserved	_
Request FIFO	0x40	Read/Write	4-42
Reply FIFO	0x44	Read/Write	4-42

Index

Numerics	base address register I/O 2-4, 4-10
12 mA output signals 5-6	memory [0] 4-10
133 MHz 1-10	memory [1] 4-11
133 MHz capable bit 4-30	BGA top view 5-14
133 MHz PCI-X 1-3, 3-20, 3-21, 5-9	bidirectional signals 5-5
133 MHz PCI-X bit 4-30	BIOS 2-8, 2-27
33 MHz PCI 5-9	bit
64-bit address capable bit 4-23	133 MHz capable 4-30
64-bit device bit 4-31	64-bit address capable 4-23
64-bit enable bit 3-21	64-bit device 4-31
64-bit PCI 1-3, 1-10, 3-20, 3-21	66 MHz capable 4-6
66 MHz capable bit 3-21, 4-6	aux current 4-20
66 MHz PCI 3-20, 3-21, 5-9	bus number 4-31
66 MHz PCI-X 5-9	D1 support 4-20
8 mA output signals 5-6	D2 support 4-20
	data parity error recovery enable 4-29
A	data parity error reported 4-6
	data scale 4-21
A_LED/ 2-6, 3-16, 5-6	data select 4-21
A_RBIAS 3-10	designed maximum cumulative read size 4-29
A_VDDBIAS 3-10	designed maximum memory read byte count 4-30
absolute maximum stress ratings 5-2	designed maximum outstanding split transactions 4-30 detected parity error (from slave) 4-5
AC characteristics 5-9	device complexity 4-30
ACK64/ 3-6, 5-5	device number 4-31
active low 3-1	device specific initialization 4-20
active termination 2-23	DEVSEL/ timing 4-6
AD[31:0] 5-5	diagnostic memory enable 4-37
AD[63:0] 3-5, 5-5	diagnostic read/write enable 4-36
address	diagnostic write enable 4-35, 4-36, 4-39
diagnostic read/write 4-39	DisARM 4-36
latches 3-13 address reply 2-7	doorbell interrupt mask 4-42
address/data bus 3-19, 4-31	enable bus mastering 4-4
ADSC/ 3-12, 5-6	enable I/O 4-5
ADV/ 3-12, 5-6	enable memory space 4-4
air temperature 5-2	enable parity error response 4-4
alias to memory read block 2-10, 2-12, 2-13	expansion ROM enable 4-15
alias to memory write block 2-10, 2-12	flash ROM bad signature 4-36
alignment 2-14	function number 4-31 interrupt request routing mode 4-41
ALT_INTA/ 2-15, 3-8, 4-24, 4-41, 5-6	IOP doorbell status 4-40
analog voltage 5-2	MSI enable 4-24
arbitration 2-15	multiple message 4-24
ARM Multi-ICE 1-12	new capabilities 4-6
ARM966E-S 1-3, 1-9, 2-4, 2-6, 3-9, 4-36	PME clock 4-20
aux_current bit 4-20	PME enable 4-21
D	PME status 4-21
В	PME support 4-20
D LED/ 0.0 0.40 F.0	power management version 4-20
B_LED/ 2-6, 3-16, 5-6	power state 4-21
ball grid array 5-13, 5-14	received master abort (from master) 4-5

received split completion error message 4-29	CRC-32 1-7
received target abort (from master) 4-5	current
reply interrupt 4-40	I/O supply 5-2
reply interrupt mask 4-41	latch-up 5-2, 5-8
reset adapter 4-37	cyclic redundancy check 1-2, 1-7, 2-22
reset history 4-36	
SERR/ enable 4-4	D
signalled system error 4-5	
system doorbell interrupt 4-40	D0 2-16, 4-21
TTL interrupt 4-37	,
unexpected split completion 4-30	D1 2-16, 2-17, 4-21
write and invalidate enable 4-4	D1 support bit 4-20
block diagram 2-3	D2 2-16, 2-17, 4-21
•	D2 support bit 4-20
board application 1-3	D3 2-16, 2-18, 4-21
boot device 2-5, 2-24	DAC 1-10, 2-8, 2-10, 2-13
boundary scan 1-12	data
burst size selection 2-13	diagnostic read/write register 4-38
bus	EEPROM 3-13
mastering 2-15, 2-17	parity error recovery enable bit 4-29
number 4-31	parity error reported bit 4-6
PCI commands 2-9	scale bit 4-21
training 1-9	select bit 4-21
BWE[1:0]/ 3-12, 5-6	datapath engine 2-6
,	DC characteristics 5-1
C	
•	debug signals 3-14
O DEIO:01/ 0.0 0.0 0.40 E.E.	debugging 1-12
C_BE[3:0]/ 2-8, 2-9, 2-12, 5-5	delay filter 5-8
C_BE[7:0]/ 3-5, 5-5	designed maximum cumulative read size bit 4-29
cache line size 1-10, 2-13, 2-14, 4-8	designed maximum memory read byte count bit 4-30
alignment 2-14	designed maximum outstanding split transactions bit 4-30
register 2-15, 4-8	detected parity error (from slave) bit 4-5
capabilities pointer register 4-16	device complexity bit 4-30
capability ID 4-2	device driver stability 1-6
MSI 4-22	device ID register 4-3
PCI-X 4-26	device number bit 4-31
power management 4-19	device specific initialization bit 4-20
capacitance	DEVSEL/ 3-6, 5-5
input 5-4	DEVSEL/ timing bit 4-6
checksum 2-27, 2-28	diagnostic memory 4-32
class code register 4-7	diagnostic memory enable bit 4-37
CLK 3-4, 5-6	diagnostic read/write address register 4-35, 4-36, 4-39
CLKMODE_0 3-15, 3-23, 5-6	diagnostic read/write data register 4-35, 4-36, 4-38, 4-39
CLKMODE_1 3-15, 3-23, 5-6	
	diagnostic read/write enable bit 4-36
clock	diagnostic write enable bit 4-35, 4-36, 4-39
EEPROM 3-13, 3-23	DIFFSENS 2-23, 3-10, 5-4
external 5-9	DIS_PCI_FSN/ 3-15, 3-23, 5-6
PCI 5-9	DIS_SCSI_FSN/ 3-15, 3-23, 5-6
PME 4-20	DisARM bit 4-36, 4-37
SCLK 3-9, 5-9	DMA 1-11, 2-5, 2-6, 2-15
SCSI 3-9	arbiter and router 2-5
skew control 2-22	domain validation 1-2, 1-7, 1-12, 2-22
CLS 4-8	doorbell 2-7, 2-8
CLS alignment 2-14	host 4-34
command register 2-18, 4-3	interrupt mask bit 4-42
common mode voltage 5-3	status bit 4-40
completer ID 4-31	system 4-34, 4-40
configuration	system interface 2-7
parameters 2-24	system interrupt bit 4-40
read command 2-8, 2-10, 2-12, 2-13, 4-6	double transition clocking 1-2, 2-19
	drawing
record 2-27, 2-28 space 2-8, 4-1	
	mechanical 5-20
write command 2-10, 2-12, 2-13, 4-6	package 5-13, 5-14
configuration space 4-1	drive strength 1-7, 2-20, 2-22
context manager 2-5, 2-6	driver
core voltage 5-2	LVD 5-3
CRC 1-2, 1-7, 1-12, 2-22	DT clocking 1-2, 2-19

E general description 1-1 GNT/ 2-15, 2-28, 3-7, 5-6 GPIO[7:0] 2-6, 3-16, 3-23, 5-5	
GNT/ 2-15, 2-28, 3-7, 5-6 GPIO[7:0] 2-6, 3-16, 3-23, 5-5	
GPIO[7:0] 2-6, 3-16, 3-23, 5-5	
EEPROM 2-5, 2-6, 2-27, 3-13, 3-21, 3-23 grant 2-15	
configuration record 2-27 ground signals 3-17	
download enable 3-20	
interface 2-27, 3-13	
electrostatic discharge 5-2	
enable HB_LED/ 2-6, 3-16, 5-6 bus mastering bit 4-4 header type register 4-9	
diagnostic memory bit 4.27	
diagnostic memory bit 4-37 host diagnostic register 4-35, 4-36, 4-39 diagnostic write bit 4-36 host doorbell value 4-34	
I/O space bit 4-5 host interface module 2-2, 2-4, 2-5	
memory space bit 4-4 host interrupt mask register 2-16, 3-8, 4-40, 4	-41
MSI bit 4-24 host interrupt status register 4-40, 4-41	
parity error response bit 4-4 host system 2-7	
write and invalidate bit 4-4 hot plug 5-7	
ESD 1-12, 5-2, 5-8 HVD 2-23, 3-9, 3-10 expansion ROM base address 4-4 sense voltage 5-4	
expansion POM base address register 4.45	
expansion ROM enable bit 4-15 hysteresis 5-7	
external	
clock 5-9	
memory controller 2-5	
memory interface 2-24 base address 4-5	
memory interface timing diagrams 5-11 base address register 2-4, 2-9, 4-10	
key 4-35, 4-36, 4-39	
processor 2-4, 2-20	
read command 2-10, 2-11, 2-13 ferrite bead 3-18 space 2-9, 4-1, 4-32	
fibre channel 1-5, 1-11 space 2-9, 4-1, 4-32 supply voltage 5-2	
FIFO write command 2-10, 2-11, 2-13	
DMA 2-5 I/O supply current 5-2	
reply 4-42 ICE 3-14	
reply free 2-7 ID control 3-20, 3-21, 4-14	
reply post 2-7, 4-40 IDC socket 2-30	
request 4-42 IDD-Core 5-2 request post 2-7 IDD-I/O 5-2	
filter delay F 0	
filtering 5-9 IDSEL 2-8, 2-28, 3-6, 3-13, 5-6	
flash ROM 1-3, 2-5, 2-24, 3-12, 3-13, 3-21 IM 1-12, 2-5, 2-24	
address space 2-24 in-circuit emulator 3-14	
address timing 5-11 information unit 2-18, 2-21	
blad signature bit 4-36 input	
block diagram 2-25 capacitance 5-4 configurations 2-24 filtering 5-9	
interfere 2.24 2.42	
polling 5-13 maximum voltage 5-2 reset 5-10	
read timing 5-12 signals 5-6	
signature recognition 2-25, 2-26 INTA/ 2-15, 3-8, 4-24, 4-37, 4-41, 5-6	
size 3-20, 3-22 integrated mirroring 1-12, 2-5, 2-24, 2-26	
write timing 5-12 integration 1-11	
flexibility 1-11 interface	
FLSHALE[1:0]/ 2-25, 3-13, 5-6	
TDAME/ 2.6. F.F.	
frames flash ROM 2-24, 3-12 ICE 3-14	
reply message 2-7, 2-15 JTAG 3-14	
request message 2-7, 2-15 NVSRAM 3-12	
free running timer 2-5 PCI bus 3-4	
frequency symbols bit 4 3-15, 3-18, 3-23 SCSI channel 3-10	
function number bit 4-31 serial EEPROM 2-6, 2-27, 3-13	
Fusion-MPT 1-3, 1-5, 1-9, 1-10, 1-11, 2-1, 2-4, 2-6, 2-7, 2- test 3-14 8, 2-26, 3-12, 4-1	

interrupt 2-16 acknowledge command 2-10, 2-11, 2-13 ALT_INTA/ 2-15 coalescing 1-10 doorbell mask bit 4-42 INTA/ 2-15 line register 4-17 message signalled 2-15, 2-16 MSI 1-11 output 5-10 PCI 2-15 pin register 4-17 pins 2-15 reply 2-16 reply bit 4-40 reply mask bit 4-41 request routing mode bits 4-41 service routing 1-10 signal routing 4-41 system doorbell 2-16, 4-40	MAD[15] 4-30 MAD[2:1] 2-24 MAD[3] 2-26 MAD[7:0] 2-5, 2-24, 3-12 MAD[7] 4-13, 4-14 MADP[0] 2-5 MADP[1:0] 2-5, 3-12, 3-19, 3-23, 5-5 margin control settings 2-18 master abort 4-5 master data parity error 4-29 max_lat 4-18 maximum latency register 4-18 maximum werror 4-28 maximum outstanding split transactions bits 4-28 maximum stress ratings 5-2 MCLK 3-12, 5-6 MCS 2-18 mechanical drawing 5-20 memory alias to read block 2-12, 2-13
system doorbell bit 4-40	alias to write block 2-10, 2-12
TTL bit 4-37	controller 2-5
intersymbol interference 1-7, 1-12 IOP 2-4, 2-5, 2-6, 2-7, 2-28, 3-20, 4-34, 4-36, 4-37, 4-40	flash ROM size 3-22 read block command 1-10, 2-10, 2-12, 2-13, 2-14
boot 3-20, 3-21	read command 2-10, 2-11, 2-13, 2-14, 2-15
IOP doorbell status bit 4-40 IOPD_GNT/ 2-28, 3-13, 3-23, 5-6	read dword command 1-10, 2-10, 2-11, 2-13 read line command 1-10, 2-10, 2-14, 2-15
IRDY/ 3-6, 5-5	read multiple command 1-10, 2-10, 2-13, 2-15
ISI 1-7, 1-12, 2-19	space 2-9, 4-1
ISR 1-10	write and invalidate command 1-10, 2-10, 2-14, 2-15
IU_Request 2-18	write block command 1-10, 2-10, 2-12, 2-15 write command 2-10, 2-12, 2-14, 2-15
J	memory [0] high 4-4, 4-11
	memory [0] low 4-4, 4-10
JTAG 1-12, 3-14	memory [1] high 4-4, 4-12
junction temperature 5-2	memory [1] low 4-4, 4-11
17	memory space description 4-32
K	message address register 4-25
key	message control register 4-23
I/O 4-35, 4-36, 4-39	message data register 4-26
, ,	message frame address 4-42 message passing technology 1-9, 2-1
L	message queues 2-7
	message signalled interrupts 2-15, 2-16
latch-up current 5-2, 5-8	message upper address register 4-25
latch-up protection 1-12 latency timer 4-8	MFA
latency timer register 4-8	reply 4-42 request 4-42
lead temperature 5-2	request post 4-42
LED 2-5, 3-16	minimum grant register 4-18
low voltage differential 2-23	MOE/ 3-12, 5-6
LSI53C1000R 1-11, 2-29 LVD 1-11, 2-23, 3-9, 3-10	MSI 1-10, 1-11, 2-15, 2-16
driver SCSI signals 5-3	capability ID register 4-22 enable bit 4-24
receiver SCSI signals 5-3	message address 4-25
receiver voltage 5-3	message data 4-26
sense voltage 5-4 LVDlink 1-3, 1-8, 1-11, 2-18, 2-23	message upper address register 4-25
2.2 10, 10, 111, 210, 220	multiple message 4-24 multiple message capable 4-24
M	next pointer register 4-23
	multi-ICE 2-30
MAD[10] 4-14	multiple cache line transfers 2-14
MAD[13] 4-6	multiple message capable 4-24
MAD[14] 4-31 MAD[15:0] 2-5, 3-12, 3-19, 3-23, 5-5	multiple message enable 4-23

N	memory write block 1-10, 2-10, 2-15
	special cycle 2-10, 2-11
NC 3-1, 3-18	split completion 1-10, 2-10, 2-13
new capabilities bit 4-6	command register 4-15
no connect 3-1	configuration read command 2-10, 2-12, 2-13, 4-6
NVSRAM 1-3, 2-2, 2-5, 2-24, 2-26, 3-12, 3-13	configuration record 2-28
block diagram 2-27	configuration space 2-8, 2-27, 4-1
integrated mirroring 2-26	address map 4-2
interface 3-12	C_BE[3:0]/ 2-8, 2-9
select 3-21	configuration write command 2-10, 2-12, 2-13, 4-6
sense 3-20	DAC 1-10, 2-8, 2-10, 2-13
write journaling 2-26	device complexity bit 4-30
, ,	dual address cycles command 2-10, 2-13
0	encoding 2-10
•	error reporting signals 3-7
operating conditions 5-2	frequency synthesizer 3-15, 3-18, 3-23
	FSN 3-15, 3-18, 3-23
operating free air temperature 5-2	functional description 2-8
output signals 5-6	I/O read command 2-10, 2-11, 2-13
D.	I/O space 2-8, 2-9, 4-1
P	I/O space address map 4-32
	I/O space and memory space description 4-32
P1 line 2-19	I/O write command 2-10, 2-11, 2-13
paced transfers 1-2, 2-19	interface 2-4
package drawing 5-13, 5-14	interface control signals 3-6
packetized protocol 1-2, 1-9, 2-21	interrupt acknowledge command 2-10, 2-11, 2-13
PAR 3-5, 5-5	interrupt signals 3-8
PAR64 3-5, 5-5	interrupts 2-15, 4-41, 4-42
parallel protocol request 2-18, 2-22	memory [1] address map 4-33
parity error 4-6	memory read block command 2-13, 2-14
passive termination 2-23	memory read command 2-10, 2-11, 2-13, 2-14, 2-15
PC2001 system design guide 1-10, 2-16	memory read dword command 2-11, 2-13
PCI 1-11, 2-7	memory read line command 2-10, 2-14, 2-15
33 MHz 5-9	memory read multiple command 2-10, 2-13, 2-15
64-bit 3-20, 3-21	memory space 2-8, 2-9, 2-27, 4-1
66 MHz 3-20, 3-21, 5-9	memory space [0] 2-4, 2-9, 4-1
66 MHz capable bit 4-6	memory space [1] 2-9, 4-1
address and data signals 3-5	memory write and invalidate command 2-10, 2-14, 2-15
address/data bus 3-19, 4-31	memory write block command 2-12, 2-15
addressing 2-8	memory write command 2-10, 2-14, 2-15
alias to memory read block command 2-12, 2-13	new capabilities bit 4-6
alias to memory write block command 2-12	performance 1-10
arbitration 2-15	power management 2-16
arbitration signals 3-7	related signals 3-8
benefits 1-6	reset 4-36
bidirectional signals 5-5	
bus commands 2-9, 2-10	special cycle command 2-10, 2-11, 4-5
bus interface 3-4	split completion command 2-13 status 3-21
cache line size register 2-14	
cache mode 2-15	system address space 4-1
CLK 5-9	system signals 3-4
command	PCI_CAP 3-20
configuration read 2-8, 2-10, 2-12	PCI_GNT/ 3-13
configuration write 2-8, 2-10, 2-12	PCI5VBIAS 1-11, 3-18, 5-5
dual address cycle 2-10, 2-13	PCI-SIG 4-13
dual address cycles 1-10, 2-8	PCI-X 1-10, 1-11, 2-8
I/O read 2-10, 2-11	133 MHz 3-20, 5-9
I/O write 2-10, 2-11	133 MHz capable bit 4-30
	64-bit device bit 4-31
interrupt acknowledge 2-10, 2-11	66 MHz 5-9
memory read 2-11	alias to memory read block command 2-10
memory read block 1-10, 2-10, 2-12, 2-14	alias to memory write block command 2-10
memory read dword 1-10, 2-10, 2-11	benefits 1-6
memory read line 1-10, 2-10, 2-14	bus commands 2-10
memory read multiple 1-10, 2-10, 2-13	bus number 4-31
memory write 2-10, 2-12	capability ID register 4-26
memory write and invalidate 1-10, 2-10, 2-14	command register 4-27

data parity error recovery enable bit 4-29	precompensation 1-2, 2-18, 2-20
designed maximum cumulative read size bit 4-29	pull-ups and pull-downs 3-23
designed maximum memory read byte count bit 4-30	PVT1, PVT2 3-8, 5-6
designed maximum outstanding split transactions bit 4-30	
device complexity bit 4-30	Q
device number bit 4-31	
function number bit 4-31	QAS 1-2, 1-9, 2-18, 2-22
maximum memory read byte count bits 4-28	queue
maximum outstanding split transactions bits 4-27	message 2-7
memory read block command 2-10	reply message 2-5, 2-7
memory read dword command 2-10	request message 2-5, 2-7
memory write block command 2-10	quick arbitration and selection 1-2, 1-9, 2-18, 2-22
mode 3-20	
next pointer register 4-27	R
received split completion error message bit 4-29	••
split completion command 2-10	RAID 2-28, 3-13
split completion discarded bit 4-30	RAMCE/ 2-26, 3-12, 5-6
status 3-21	read streaming 2-18
status register 4-29	received master abort (from master) bit 4-5
unexpected split completion bit 4-30	received split completion error message bit 4-29
PERR/ 3-7, 5-5	received target abort (from master) bit 4-5
pinout 5-16, 5-18	register
PIPESTAT[2:0] 3-14, 5-6	cache line size 4-8
PME 4-20, 4-21	capabilities pointer 4-16
clock bit 4-20	class code 4-7
enable bit 4-21	command 2-18, 4-3
status bit 4-21	device ID 4-3
support bits 4-20	diagnostic read/write address 4-39
POR 4-36	diagnostic read/write data 4-38
POST 4-17	expansion ROM base address 4-15
power management 2-16	header type 4-9
aux_current bit 4-20	host diagnostic 4-36
bridge support extensions register 4-22	host interrupt mask 2-16, 3-8, 4-41
capabilities register 4-20	host interrupt status 4-40
capability ID register 4-19	I/O base address 4-10
control/status 2-16	interrupt line 4-17
control/status register 2-16, 4-21	interrupt pin 4-17
D0 4-21	latency timer 4-8
D1 4-21	maximum latency 4-18
D1 support bit 4-20	memory [0] high 4-11
D2 4-21	memory [0] low 4-10
D2 support bit 4-20	memory [1] high 4-12
D3 2-18, 4-21	memory [1] low 4-11
data register 4-22	message address 4-25
data scale bit 4-21	message control 4-23
data select bit 4-21	message data 4-26
device specific initialization bit 4-20 event 4-20	message upper address 4-25
interface 1-10	minimum grant 4-18
next pointer register 4-19	MSI capability ID 4-22
PME clock bit 4-20	MSI next pointer 4-23
PME enable bit 4-21	PCI memory [1] address map 4-33
PME status bit 4-21	PCI-X capability ID 4-26
power state bit 4-21	PCI-X command 4-27
support bits 4-20	PCI-X next pointer 4-27
version bit 4-20	PCI-X status 4-29
power signals 3-17	power management bridge support extensions 4-22
power state	power management capabilities 4-20
D0 2-16	power management capability ID 4-19
D1 2-16, 2-17	power management control/status 2-16, 4-21
D2 2-16, 2-17	power management data 4-22
D3 2-16, 2-18, 4-21	power management next pointer 4-19
power state bit 4-21	reply FIFO 4-42
power-on reset 4-36	request FIFO 4-42
power-on sense pins 3-19	revision ID 4-7
PPR 2-18, 2-20, 2-22	status 4-5
-,,	subsystem ID 4-14

subsystem vendor ID 4-13 system doorbell 4-34 test base address 4-37 vendor ID 4-3	information unit transfers 2-21 input filtering 5-9 interrupt steering logic 1-10 ISI 2-19
write sequence 4-35	LVD 2-23
register map A-1	paced transfers 2-19
PCI configuration space 4-2	packetized transfers 2-21
PCI I/O space 4-32	parallel protocol request 2-18, 2-22
reliability 1-12 reply	performance 1-9 PPR 2-18, 2-22
message 2-7	precompensation 2-20
reply FIFO register 4-42	QAS 2-18, 2-22
reply free FIFO 2-7	quick arbitration and selection 2-22
reply interrupt 2-16	receiver signals 5-3
reply interrupt bit 4-40	SE 2-23
reply interrupt mask bit 4-41	single-ended 2-23
reply message 2-5, 2-7, 2-15, 4-42	skew compensation 2-22
reply MFA 4-42	synchronous transfer 2-18
reply post FIFO 2-7, 4-40, 4-42	termination 2-23
REQ/ 2-15, 3-7, 5-6	TolerANT technology 1-8
REQ/ACK offset, 2-18	Ultra320 features 2-19
REQ64/ 3-6, 5-5	SD[15:0]+- 3-10, 5-3
request 2-15 request FIFO register 4-42	SDP[1:0]+- 3-10, 5-3 SE 2-23, 3-9, 3-10
request free MFA 4-42	sense voltage 5-4
request message 2-5, 2-7, 2-15	sense voltage 5-4
request post FIFO 2-7, 4-42	serial EEPROM 2-5, 2-6, 2-24, 2-27, 3-21, 3-23, 4-13, 4-
request post MFA 4-42	14, 4-37
requester ID 4-31	configuration record 2-27
reset adapter bit 4-37	download enable 3-20, 3-21
reset history bit 4-36	interface 2-27
reset input timing 5-10	SerialCLK 3-13, 3-23
revision ID register 4-7	SerialDATA 3-13, 3-23, 5-5
rise and fall time test condition 5-8	SERR/ 3-7, 4-29, 5-5, 5-6
ROM 2-5, 2-24	SERR/ enable bit 4-4
ROM expansion enable bit 4-15	shared RAM 2-5, 2-7
ROM size 3-20, 3-22	SI_O+- 3-11
RST/ 3-4, 5-9 RTCK_ICE 2-30, 3-14, 5-6	signal
RTI 2-18	grouping 3-3 list 5-16, 5-18
RTI bit 2-22	no connect 3-1
	types 3-2
S	signal descriptions
	A_LED 3-16
SACK+- 3-11, 5-3	A_RBIAS 3-10
SATN+- 3-11, 5-3	A_VDDBIAS 3-10
SBSY+- 3-11, 5-3	ACK64/ 3-6
SCANEN 3-15, 3-23, 5-6	AD[63:0] 3-5
SCANMODE 3-15, 3-23, 5-6	ADSC/ 3-12
SCD+- 3-11, 5-3	ADV/ 3-12
SCLK 3-9, 5-6, 5-9	ALT_INTA/ 3-8 B_LED/ 3-16
SCSI	BWE[1:0]/ 3-12
bus interface 2-6	C_BE[7:0]/ 3-5
bus mastering functions 2-15 channel control signals 3-10	CLK 3-4
channel interface 3-10	CLKMODE_0 3-15
channel module 2-5, 2-6	CLKMODE_1 3-15
CLK 3-9	DEVSEL/ 3-6
clock 3-9	DIFFSENSE 3-10
core 2-6	DIS_PCI_FSN/ 3-15
CRC 2-22	DIS_SCSI_FSN/ 3-15
datapath engine 2-6	FLSHALE[1:0]/ 3-13
DIFFSENS signal 5-4	FLSHCE/ 3-13
domain validation 2-22	FRAME/ 3-6 GNT/ 3-7
driver signals 5-3	GNT/ 3-7 GPIO[7:0] 3-16
DT clocking 1-2, 2-19	OI 10[1.0] 3-10

ground 3-17	VSSC 3-18
HB_LED/ 3-16	ZCR_EN/ 3-13
IDDTN 3-15	signal drive strength 2-20, 2-22
IDSEL 3-6	signal list 5-16, 5-18
INTA/ 3-8	signalled system error bit 4-5
IOPD_GNT/ 3-13 IRDY/ 3-6	signals bidirectional 5-5
MAD[15:0] 3-12, 3-19	flash ROM/NVSRAM interface 3-12
MADP[1:0] 3-12, 3-19	GPIO 3-16
MCLK 3-12	ground 3-17
MOE/ 3-12	input 5-6
NC 3-18	LED 3-16
PAR 3-5	PCI address and data 3-5
PAR64 3-5	PCI arbitration 3-7
PCI5VBIAS 3-18 PERR/ 3-7	PCI error reporting 3-7 PCI interface control 3-6
PIPESTAT[2:0] 3-14	PCI interrupt 3-8
power 3-17	PCI system 3-4
power-on sense 3-19	PCI-related 3-8
PVT1, PVT2 3-8	power 3-17
RAMCE/ 3-12	power-on sense 3-19
REQ/ 3-7	pull-ups and pull-downs 3-23
REQ64/ 3-6	SCSI channel 3-10
RST/ 3-4	SCSI channel control 3-10
RTCK_ICE 3-14	serial EEPROM interface 3-13 test interface 3-14
SACK+- 3-11 SATN+- 3-11	zero channel RAID interface 3-13
SBSY+- 3-11	signature recognition 2-25
SCANEN 3-15	single ended SCSI 2-23, 5-7
SCANMODE 3-15	SIO+- 5-3
SCD+- 3-11	SISL 1-10
SCLK 3-9	skew compensation 1-2, 1-7, 1-9, 2-22
SD[15:0]+- 3-10	slew rate 1-7, 1-9, 2-23, 5-8, 5-9
SDP[1:0]+- 3-10	SMSG+- 3-11, 5-3
SerialCLK 3-13	special cycle command 2-10, 2-11, 4-5
SerialDATA 3-13 SERR/ 3-7	split completion command 1-10, 2-10, 2-13 split completion discarded bit 4-30
SI_O+- 3-11	split completion discarded bit 4-50 split completion error 4-29
SMSG+- 3-11	split completion received error message 4-29
SREQ+- 3-11	split completion unexpected 4-30
SRST+- 3-11	split transaction 1-10, 4-30
SSEL+- 3-11	SREQ+- 3-11, 5-3
STOP/ 3-6	SRST+- 3-11, 5-3
TCK_CHIP 3-14	SSEL+- 3-11, 5-3
TCK_ICE 3-14 TDI_CHIP 3-14	status IOP doorbell bit 4-40
TDI_ICE 3-14	register 4-4, 4-5, 4-29
TDO_CHIP 3-14	STOP/ 3-6, 5-5
TDO_ICE 3-14	stress ratings 5-2
TESTACLK 3-15	subsystem ID 2-27, 2-28, 3-21, 4-15
TESTCLKEN 3-15	subsystem ID register 4-14
TESTHCLK 3-15	subsystem vendor ID 2-27, 2-28, 3-21
TMS_CHIP 3-14	subsystem vendor ID register 4-13
TMS_ICE 3-14 TN 3-15	supply current 5-2 supply voltage 5-2
TRACECLK 3-14	SureLINK 1-2, 1-7, 1-12, 2-22, 2-23
TRACEPKT[7:0] 3-14	system address space 4-1
TRACESYNC 3-14	system application 1-4
TRDY/ 3-6	system BIOS 2-8, 2-27
TRST_ICE/ 3-14	system doorbell 2-16, 4-34, 4-40
TST_RST/ 3-14	system doorbell interrupt bit 4-40
VDD_IO 3-18	system doorbell register 4-34
VDDA 3-18	system interface 2-4, 2-15
VDDC 3-18 VSS_IO 3-18	bus mastering function 2-15 doorbell 2-7
VSSA 3-18	GOOLDEII Z-1

Т	CRC 2-22 domain validation 2-22
Ta 5-2	DT clocking 1-2, 2-19
target abort 4-5	features 1-2, 2-18, 2-19
TCK_CHIP 3-14, 3-23, 5-6	functional description 2-18
TCK_ICE 2-30, 3-14, 3-23, 5-6	information unit 2-21
TDI_CHIP 3-14, 3-23, 5-6	ISI 1-7, 2-19
TDI_ICE 2-30, 3-14, 3-23, 5-6	paced transfers 2-19
TDO CHIP 3-14, 5-6	packetized transfers 2-21
	parallel protocol request 2-18, 2-22
TDO_ICE 2-30, 3-14, 5-6	PPR 2-18
temperature	precompensation 2-20
junction 5-2	QAS 2-22
lead 5-2	quick arbitration and selection 2-22
operating free air 5-2	skew compensation 1-2, 1-7, 1-9, 2-22
storage 5-2	
termination 2-23	unexpected split completion bit 4-30
test base address register 4-37	.,
test condition 5-8	V
test interface 2-30, 3-14	
testability 1-12	VDD_CORE 5-2
TESTACLK 3-15, 3-23, 5-6	VDD_IO 3-18, 5-2
TESTCLKEN 3-15, 3-23, 5-6	VDDA 3-18
TESTHCLK 3-15, 3-23, 5-6	VDDC 3-18
TestReset/ 4-36	vendor ID register 4-3
thermal resistance 5-2	version bit 4-20
timer 2-5	voltage
	<u> </u>
timing	analog 5-2
external memory 5-11	common mode 5-3
flash ROM address 5-11	core 5-2
flash ROM read 5-12	feed-through protection 1-12
flash ROM write 5-12	I/O 5-2
interrupt output 5-10	input maximum 5-2
PCI and PCI-X 5-9	supply 5-2
power-up 5-11	VSS_IO 3-18
reset 5-10	VSSA 3-18
timing diagrams 5-11	VSSC 3-18
Tj 5-2	
TMS_CHIP 3-14, 3-23, 5-6	W
TMS_ICE 2-30, 3-14, 3-23, 5-6	
TN 3-15, 3-23, 5-6	write and invalidate enable bit 4-4
TolerANT 1-8, 1-12, 5-7	write flow 2-18
TRACECLK 3-14, 5-6	write I/O key 4-35, 4-36, 4-39
TRACEPKT[7:0] 3-14, 5-6	write journaling 2-26
TRACESYNC 3-14, 5-6	
transfer period 2-18	write sequence register 4-35, 4-36, 4-39
transfer width 2-18	_
transfers	Z
information units 2-21	
	ZCR 2-28, 2-29, 3-13
packetized 2-21	ZCR_EN/ 2-28, 3-13, 3-23, 5-6
TRDY/ 3-6, 5-5	zero channel RAID 2-28, 2-29, 3-13
TRST_ICE 2-30	
TRST_ICE/ 3-14, 3-23, 5-6	
TST_RST/ 2-30, 3-14, 3-23, 5-6	
TTL interrupt bit 4-37	
U	
Ultra160 SCSI	
DT clocking 1-2, 2-19	
parallel protocol request 2-22	
PPR 2-22	
Ultra320 SCSI 1-5, 1-7	
benefits 1-7	
bus training 1-9 channel module 2-2	
core 2-6	
0010 = 0	

Customer Feedback

We would appreciate your feedback on this document. Please copy the following page, add your comments, and fax it to us at the number shown.

If appropriate, please also fax copies of any marked-up pages from this document.

Important: Please include your name, phone number, fax number, and

company address so that we may contact you directly for

clarification or additional information.

Thank you for your help in improving the quality of our documents.

Reader's Comments

Fax your comments to:

LSI Logic Corporation Technical Publications

M/S E-198

Fax: 408.433.4333

Please tell us how you rate this document: LSI53C1020 PCI-X to Ultra320 SCSI Controller, Version 2.0. Place a check mark in the appropriate blank for each category.

	Excellent	Good	Average	Fair	Poor
Completeness of information Clarity of information Ease of finding information Technical content Usefulness of examples and illustrations Overall manual					
What could we do to improve	this docu	ment?			
If you found errors in this doonumber. If appropriate, please	-	-	-		
Please complete the informat directly for clarification or add			•	contact	you
Name			_ Date _		
Telephone					
Title					
Department				p	
Company Name					
Street					
City, State, Zip					

You can find a current list of our U.S. distributors, international distributors, and sales offices and design resource centers on our web site at

http://www.lsilogic.com/contacts/na_salesoffices.html