


ATMEL CORP

T-46-13-29

Features

- High Through-Put Programmable Logic Device
- High Speed - 83.3 MHz System Clock Rate Operation
- Low Power - Less than 0.5 mA Typical (ATH3000L)
- Flexible Interconnect Architecture - Universal Routing
- 56 Logic Cells - 56 Flip-Flops - 56 I/O Pins
- Multiple Flip-Flop Types - Synchronous or Asynchronous Registers
- Complete Third Party Software Support
- No Placement, Routing or Layout Software Required
- Proven and Reliable High Speed CMOS EPROM Process
- 2000V ESD Protection
- 200 mA Latchup Immunity
- Reprogrammable - Tested 100% for Programmability
- Commercial, Industrial and Military Temperature Grades

Block Diagram**Description**

The Atmel ATH3000/L is an easy to use, high through-put programmable logic device. Its simple, regular architecture translates into increased utilization and high performance.


The Atmel ATH3000/L has a programmable combinatorial logic array. This guarantees easy interconnection of and uniform performance from all nodes. Sum terms, which are easy-to-use blocks of logic, provide combinatorial AND-OR logic blocks. Sum terms can be wire-OR'd together to interconnect larger logic blocks. To expand the levels of logic, buried sum terms feed back into the logic array. A register or a sum term can drive each of the 56 I/O pins.

All 56 registers are configurable as D- or T-types without using extra logic gates. Individual sum terms and clocks give each flip-flop added flexibility. A direct "clock from pin" option guarantees synchronization and fast clock to output performance.

Standard off-the-shelf third party software tools and programmers support the ATH3000/L. This minimizes startup investment and improves product support.

**Chip Carrier
Pin Configuration**

Pin Name	Function
IN	Logic Inputs
Clk	Register Clocks 1,2
I/O	Bidirectional Buffers
VCC	+5V Supply

**ATMEL**

**High
Throughput
UV Erasable
Programmable
Logic Device**

**ATH3000/L
Preliminary**

ATMEL



T-46-13-29

Absolute Maximum Ratings*

Temperature Under Bias.....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground.....	-2.0V to +7.0V ¹
Voltage on Input Pins with Respect to Ground During Programming.....	-2.0V to +14.0V ¹
Programming Voltage with Respect to Ground.....	-2.0V to +14.0V ¹
Integrated UV Erase Dose.....	7258 W-sec/cm ²

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is $V_{CC}+0.75V$ dc which may overshoot to +7.0V for pulses of less than 20ns.

D.C. and A.C. Operating Range

		ATH3000-15	ATH3000/L-20	ATH3000/L-25
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
	Ind.		-40°C - 85°C	-40°C - 85°C
	Mil.		-55°C - 125°C	-55°C - 125°C
V _{CC} Power Supply		5V±10%	5V±10%	5V±10%

D.C. Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Units
I _{LI}	Input Load Current	V _{IN} = -0.1V to V _{CC} +1V			10	μA
I _{LO}	Output Leakage Current	V _{OUT} = -0.1V to V _{CC} +0.1V			10	μA
I _{CC}	Power Supply Current ATH3000	V _{CC} = MAX, V _{IN} = GND or V _{CC} Outputs Open	Com.	150	225	mA
			Ind., Mil.	150	270	mA
I _{CC}	Power Supply Current ATH3000L	V _{CC} = MAX, V _{IN} = GND or V _{CC} Outputs Open	Com.	0.5	5	mA
			Ind., Mil.	0.5	10	mA
I _{CC2}	Clocked Power Supply Current, ATH3000L Only	f = 1 MHz, V _{CC} = MAX Outputs Open	Com.	10	15	mA
			Ind., Mil.	10	20	mA
I _{OS} ⁽¹⁾	Output Short Circuit Current	V _{OUT} = 0.5V	-10		-90	mA
V _{IL}	Input Low Voltage		-0.6		0.8	V
V _{IH}	Input High Voltage		2.0		V _{CC} +0.75	V
V _{OL}	Output Low Voltage	V _{IN} = V _{IH} /V _{IL} , I _{OL} = 12 mA Com, Ind; 8 mA Mil.			0.5	V
V _{OH}	Output High Voltage	I _{OH} = -100 μA		V _{CC} -0.3		V
		I _{OH} = -4.0 mA		2.4		V

Note: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 seconds.

ATH3000/L

T-46-13-29

Functional Logic Diagram Description

There are 56 identical Input/Output logic cells in the ATH3000. Each I/O cell has 1 flip-flop, 6 product terms divided into 2 sum terms, a clock term and one output enable term.

Each logic cell drives one signal (56 total) into the logic array. This signal can come from the pin, the flip-flop or the sum term. Each signal is either regional or universal.

The ATH3000/L has six regions. The Universal Bus routes signals to all six regions. It contains six Complement Array Buried Logic Extender (CABLE) terms, the true and false signals from 10 universal I/O pins and the true and false signals from the two input-only pins. Regional buses route regional true and false signals.

Each I/O Logic Cell contains two sum terms, one flip-flop, a feedback buffer and an I/O buffer. Output enable and clock options have one product term each per I/O Cell.

The ATH3000/L has six CABLE terms. These terms provide wide-input NAND gate structures or universal routing.

Register preload simplifies testing. All registers automatically clear at power up.

ATH3000/L Block Diagram




Figure 2

Functional Logic Diagram, ATH3000/L Logic Region




Figure 1

Logic Region Description

The ATH3000/L has six regions containing a total of 56 identical input/output logic cells (figure 2). The Universal Bus routes signals from 10 universal I/O logic cells, Pins 1 and 35, and the CABLE terms. Regional buses route the remaining regional I/O logic cell signals.

CABLE Terms

CABLE terms in each ATH3000/L logic block provide a wide-input NAND function. This function is useful for logic expansion and for universal routing. CABLE terms route any signal or product of signals into the universal bus. Universal bus signals are available to every logic cell in the ATH3000/L.

CABLE terms provide two functions: 1) the ability to collect common logical expressions into one gate, and 2) the ability to route this signal to the entire chip. CABLE terms are useful for routing regional signals to the universal bus for use elsewhere.

CABLE Term Schematic




Figure 3

Group Resource Assignments

Regions	1,2,3	1,2,3	4,5,6	4,5,6
I/O Pins	2-17	52-66	18-32	36-51
Register Clock Pin	68	68	34	34
Group OE Term	1	4	2	3
Group AR Term	1	4	2	3
Group AP Term	1	4	2	3



T-46-13-29

Logic Cell Options

The ATH3000/L logic cells contain most of the chip's logic options. The block diagram in figure 4 shows the 8 product terms, one array input buffer and an I/O buffer. Figures 6, 7 and 8 show the product term groupings. Each logic cell also contains one flip-flop, two sum terms, and clock and OE options. Combining the two sum terms provides three to six product terms. Combining neighboring sum terms provides up to 12 product terms in a single sum term.

The I/O buffer outputs the combinatorial input or registered output of Q1. The array input buffer transmits Q1, the pin or the 'E' node to the array. The flip-flop stores B, E or the pin input.

The clock and OE options each have one product term. Each of four group OE terms is OR'ed with blocks of 14 I/O logic cells. Group AR and AP terms each feed 1/4 of all flip-flops.

Logic Region Structure




Figure 4

Clock Option




Figure 5

Node Feedbacks




Figure 6a




Figure 6b




Figure 6c




Figure 6d

Flip-Flop Clock Options

Each register can be connected to a clock pin to provide fast clock to output timing (see Figure 5). In this "synchronous" mode, the clock is one of two input pins, a unique clock pin for each chip half. One product term defines each flip-flop's clock in the "asynchronous" mode.





In the "synchronous" mode, the register clock pin is ANDed with the product term. This provides the fast timing of a synchronous clock with the local control of the product term.

Flip-Flop Types





Each flip-flop in the ATH3000/L may be configured as either a T- or D-type flip-flop. A T-type flip-flop can also easily be configured into a JK or SR flip-flop.

T-46-13-29

Register Feedbacks




Pin Feedbacks



Output Enable Options

Each output of the ATH3000/L functions as a bidirectional buffer. The OE option in each I/O logic cell controls the signal direction. In the default condition, the output driver is controlled by the product term in each I/O cell (OEPT). When selected, the output control is the logical OR of the product term and a product term from each quadrant of the chip (GOE). I/O pins 2-17 in regions 1,2 and 3 use group OE term 1. I/O pins 52-66 in regions 1,2 and 3 use group OE term 4. I/O pins 18-32 in regions 4,5 and 6 use group OE term 2. I/O pins 36-51 in regions 4,5 and 6 use group OE term 3.


OE Option






T-46-13-29

A.C. Waveforms ⁽¹⁾ Input Pin Clock



A.C. Waveforms ⁽¹⁾ Product Term Clock



Notes: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.

Register A.C. Characteristics, Input Pin Clock

Symbol	Parameter	ATH3000-15		ATH3000/L-20		ATH3000/L-25		Units
		Min	Max	Min	Max	Min	Max	
tCOS	Clock Pin to Registered Output Pin	4	12	4	15	4	20	ns
tCFS	Clock Pin to Registered Feedback	2	6	2	7	2	10	ns
tSIS	Pin Input Setup Time	12		15		18		ns
tSFS	Feedback Setup Time	6		8		10		ns
tHS	Hold Time	0		0		0		ns
tWS	Clock Width	6		7		9		ns
tPS	Clock Period	12		15		20		ns
FMAXS	Maximum Frequency $1/(tCFS + tSFS)$		83.3		66.7		50	MHz
tARS	Asynchronous Reset/Preset Recovery Time	15		20		25		ns


Register A.C. Characteristics, Product Term Clock

Symbol	Parameter	ATH3000-15		ATH3000/L-20		ATH3000/L-35		Units
		Min	Max	Min	Max	Min	Max	
tCOA	Clock Input to Registered Output Pin	5	15	5	20	5	25	ns
tCFA	Clock Input to Registered Feedback	2	9	5	12	5	15	ns
tSIA	Pin Input Setup Time	10		12		15		ns
tSFA	Feedback Setup Time	5		6		10		ns
tHA	Hold Time	2		5		5		ns
tWA	Clock Width	7		9		12		ns
tPA	Clock Period	14		18		25		ns
FMAXA	Maximum Frequency $1/(tCFA + tSFA)$		71		55		40	MHz
tARA	Asynchronous Reset/Preset Recovery Time	15		20		25		ns

ATH3000/L

A.C. Waveforms ⁽¹⁾

T-46-13-29




Notes: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.

A.C. Characteristics


Symbol	Parameter	ATH3000-15		ATH3000/L-20		ATH3000/L-25		Units
		Min	Max	Min	Max	Min	Max	
t_{PD1}	Input to Non-Registered Output		15		20		25	ns
t_{PD2}	Feedback to Non-Registered Output		12		15		20	ns
t_{PD3}	Input to Non-Registered Feedback		12		15		20	ns
t_{PD4}	Feedback to Non-Registered Feedback		10		12		17	ns
t_{EA1}	Input to Output Enable		15		20		25	ns
t_{ER1}	Input to Output Disable		15		20		25	ns
t_{EA2}	Feedback to Output Enable		12		15		20	ns
t_{ER2}	Feedback to Output Disable		12		15		20	ns
t_S	Input Latch Setup Time	5		6		7		ns
t_H	Input Latch Hold Time	5		5		5		ns
t_W	Input Latch Clock Width	6		7		9		ns
t_P	Input Latch Clock Period	12		15		20		ns
F_{MAX}	Maximum Frequency ($1/t_P$)		83.3		66.7		50	MHz
t_{AW}	Asynchronous Reset/Preset Width	15		20		25		ns
t_{AP}	Asynchronous Reset/Preset to Registered Output		20		25		30	ns
t_{APF}	Asynchronous Reset/Preset to Registered Feedback		15		20		25	ns

Input Test Waveforms and Measurement Levels



$t_R, t_F < 5ns$ (10% to 90%)

Output Test Load






T-46-13-29

Preload of Registered Outputs

The ATH3000/L's registers are provided with circuitry to allow loading of each register asynchronously with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A V_{IH} level on the I/O pin will force the register low; a V_{IL} will force it high, independent of the polarity setting. The PRELOAD state is entered by placing an 11-V to 14-V signal on pin 35 on SMPs. When the clock (pin 1) is pulsed high, the data on the I/O pin is placed into the associated register.

Level forced on registered output pin during PRELOAD cycle.	Register state After Cycle
V_{IH}	High
V_{IL}	Low



Operating Modes

Mode	68 Lead LCC Pin						V_{CC} (3,20,37,54)	I/Os
	1	2	36	34	68	35		
"EPLD"	X ⁽¹⁾	X	X	X	X	X	5V	I/O
Program	V_{PP}	V_{IL}	V_{IL}	V_{IH}	V_{IH}	X	6V	ADD/DIN
PGM Verify	V_{PP}	V_{IH}	V_{IH}	V_{IL}	V_{IL}	X	6V	ADD/DOUT
PGM Inhibit	V_{PP}	V_{IH}	V_{IH}	V_{IH}	V_{IH}	X	6V	High Z
Preload		X	X	X	X	V_H ⁽²⁾	5V	DIN

Notes: 1. X can be V_{IL} or V_{IH} .


2. $V_H = 11.0V$ to $14.0V$

Power Up Reset

The registers in the ATH3000/L are designed to reset during power up. At a point delayed slightly from V_{CC} crossing 3.8V, all registers will be reset to the low state. The output state will depend on the polarity of the output buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how V_{CC} actually rises in the system, the following conditions are required:

- 1) The V_{CC} rise must be monotonic,
- 2) After reset occurs, all input and feedback setup times must be met before driving the clock term high, and
- 3) The signals from which the clock is derived must remain stable during t_{PR} .



Parameter	Description	Min	Typ	Max	Units
t_{PR}	Power-Up Reset Time		600	1000	ns

ATH3000/L

T-46-13-29

ATH3000 PLCC/PGA Pin Assignments

PLCC Pin #	PGA Pin #	Name	PLCC Pin #	PGA Pin #	Name	PLCC Pin #	PGA Pin #	Name	PLCC Pin #	PGA Pin #	Name
1	B6	IN	18	F2	I/O	35	K6	IN	52	F10	I/O
2	A6	I/O	19	F1	I/O	36	L6	I/O	53	F11	I/O
3	B5	VCC	20	G2	VCC	37	K7	VCC	54	E10	VCC
4	A5	I/O	21	G1	I/O	38	L7	I/O	55	E11	I/O
5	B4	I/O	22	H2	I/O	39	K8	I/O	56	D10	I/O
6	A4	I/O	23	H1	I/O	40	L8	I/O	57	D11	I/O
7	B3	I/O	24	J2	I/O	41	K9	I/O	58	C10	I/O
8	A3	I/O	25	J1	I/O	42	L9	I/O	59	C11	I/O
9	A2	I/O	26	K1	I/O	43	L10	I/O	60	B11	I/O
10	B2	I/O	27	K2	I/O	44	K10	I/O	61	B10	I/O
11	B1	I/O	28	L2	I/O	45	K11	I/O	62	A10	I/O
12	C2	I/O	29	K3	I/O	46	J10	I/O	63	B9	I/O
13	C1	I/O	30	L3	I/O	47	J11	I/O	64	A9	I/O
14	D2	I/O	31	K4	I/O	48	H10	I/O	65	B8	I/O
15	D1	I/O	32	L4	I/O	49	H11	I/O	66	A8	I/O
16	E2	GND	33	K5	GND	50	G10	GND	67	B7	GND
17	E1	I/O	34	L5	CLK	51	G11	I/O	68	A7	CLK

Pin Capacitance (f=1MHz T=25°C)⁽¹⁾

	Typ	Max	Units	Conditions
C _{IN}	6	8	pF	V _{IN} = 0V
C _{OUT}	8	12	pF	V _{OUT} = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATH3000/L fuse patterns. Once programmed, all outputs ap-

pear programmed during verify. The security fuse should be programmed last.

The security fuse inhibits Preload.

Erasure Characteristics

The entire memory array of an ATH3000/L is erased after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 µW/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity

ratings can be calculated from the minimum integrated erasure dose of 15W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPLD which will be subjected to continuous fluorescent indoor lighting or sunlight.



T-46-13-29

Ordering Information

t _{PD} (ns)	t _{COS} (ns)	f _{MAXS} (MHz)	Ordering Code	Package	Operation Range
15	12	83.3	ATH3000-15JC ATH3000-15KC ATH3000-15UC	68J 68KW 68UW	Commercial (0°C to 70°C)
20	15	66.7	ATH3000-20JC ATH3000-20KC ATH3000-20UC	68J 68KW 68UW	Commercial (0°C to 70°C)
			ATH3000-20JI ATH3000-20KI ATH3000-20UI	68J 68KW 68UW	Industrial (-40°C to 85°C)
			ATH3000-20KM ATH3000-20UM	68KW 68UW	Military (-55°C to 125°C)
			ATH3000-20KM/883 ATH3000-20UM/883	68KW 68UW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
25	20	50	ATH3000-25JC ATH3000-25KC ATH3000-25UC	68J 68KW 68UW	Commercial (0°C to 70°C)
			ATH3000-25JI ATH3000-25KI ATH3000-25UI	68J 68KW 68UW	Industrial (-40°C to 85°C)
			ATH3000-25KM ATH3000-25UM	68KW 68UW	Military (-55°C to 125°C)
			ATH3000-25KM/883 ATH3000-25UM/883	68KW 68UW	Military/883C Class B, Fully Compliant (-55°C to 125°C)

Package Type	
68J	68 Lead, Plastic J-Leaded Chip Carrier (PLCC)
68KW	68 Lead, Windowed, Ceramic J-Leaded Chip Carrier (JLCC)
68UW	68 Pin, Windowed, Ceramic Pin Grid Array (PGA)

ATH3000/L

T-46-13-29

Ordering Information

tpd (ns)	tcos (ns)	fMAXS (MHz)	Ordering Code	Package	Operation Range
20	15	66.7	ATH3000L-20JC ATH3000L-20KC ATH3000L-20UC	68J 68KW 68UW	Commercial (0°C to 70°C)
25	20	50	ATH3000L-25JC ATH3000L-25KC ATH3000L-25UC	68J 68KW 68UW	Commercial (0°C to 70°C)
			ATH3000L-25JI ATH3000L-25KI ATH3000L-25UI	68J 68KW 68UW	Industrial (-40°C to 85°C)
			ATH3000L-25KM ATH3000L-25UM	68KW 68UW	Military (-55°C to 125°C)
			ATH3000L-25KM/883 ATH3000L-25UM/883	68KW 68UW	Military/883C Class B, Fully Compliant (-55°C to 125°C)

Package Type	
68J	68 Lead, Plastic J-Leaded Chip Carrier (PLCC)
68KW	68 Lead, Windowed, Ceramic J-Leaded Chip Carrier (JLCC)
68UW	68 Pin, Windowed, Ceramic Pin Grid Array (PGA)







T-46-13-29

Packaging Information


68J, 68 Lead, Plastic J-Leaded Chip Carrier (PLCC)
 Dimensions in Inches and (Millimeters)
 JEDEC OUTLINE MO-047 AE



68KW, 68 Lead, Windowed, Ceramic J-Leaded Chip Carrier (JLCC)
 Dimensions in Inches and (Millimeters)



68UW, 68 Pin, Windowed, Ceramic Pin Grid Array (PGA)
 Dimensions in Inches and (Millimeters)



© Copyright Atmel Corporation 1992.

Atmel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Atmel Corporation product. No other circuit patent licenses are implied. Atmel Corporation's products are not authorized for use as critical components in life support devices or systems.

00162A-5/92/20M

Atmel is a Registered Trademark of Atmel Corporation, 2125 O'Neil Drive, San Jose, CA 95131, Tel. (408) 441-0311, Fax. (408) 436-4200.