



Integrated Device Technology, Inc.

**64K x 32
BiCMOS/CMOS STATIC RAM
MODULE**

IDT7MP4036

T-46-23-14

FEATURES:

- High density 2 megabit static RAM module
- Low profile 64 pin ZIP (Zig-zag In-line vertical Package) or 64 pin SIMM (Single In-line Memory Module)
- Ultra fast access time: 10ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V ($\pm 10\%$) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible

PIN CONFIGURATION(1)

PD0	2	1	GND
I/O0	4	3	PD1
I/O1	6	5	PD0 - OPEN
I/O2	8	7	PD1 - GND
I/O3	10	9	I/O8
VCC	12	11	I/O9
A7	14	10	I/O10
A8	16	11	I/O11
A9	18	12	A0
I/O4	20	13	A1
I/O5	22	14	A2
I/O6	24	15	I/O12
I/O7	26	16	I/O13
WE	28	17	I/O14
A14	30	18	I/O15
CS1	32	19	GND
		20	A15
		21	CS2
		22	CS3
		23	NC
		24	OE
		25	I/O24
		26	I/O25
		27	I/O26
		28	I/O27
		29	A3
		30	A4
		31	A5
		32	VCC
		33	A6
		34	I/O28
		35	I/O29
		36	I/O30
		37	I/O31
		38	GND
		39	
		40	
		41	
		42	
		43	
		44	
		45	
		46	
		47	
		48	
		49	
		50	
		51	
		52	
		53	
		54	
		55	
		56	
		57	
		58	
		59	
		60	
		61	
		62	
		63	
		64	

ZIP, SIMM
TOP VIEW

2682 drw 02

NOTE:

1. Pins 2 and 3 (PD0 and PD1) are read by the user to determine the density of the module. If PD0 reads Open and PD1 reads GND, then the module had a 64K depth.


DESCRIPTION:

The IDT7MP4036 is a 64K x 32 static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 64K x 4 static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. Extremely fast speeds can be achieved due to the use of 256K static RAMs fabricated in IDT's high performance, high reliability CEMOS™ and BiCEMOS™ technology. The IDT7MP4036 is available with access time as fast as 10ns with minimal power consumption.

The IDT7MP4036 is packaged in a 64 pin FR-4 ZIP (Zig-zag In-line vertical Package) or a 64 pin SIMM (Single In-line Memory Module). The ZIP configuration allows 64 pins to be placed on a package 3.65 inches long and 0.35 inches wide. At only 0.50 inches high, this low profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4036 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Two identification pins (PD0 and PD1) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD0 and PD1 to determine a 64K depth.

FUNCTIONAL BLOCK DIAGRAM

2682 drw 01

PIN NAMES

I/O0-31	Data Inputs/Outputs
A0-15	Addresses
CS1-4	Chip Selects
WE	Write Enable
OE	Output Enable
PD0-1	Depth Identification
VCC	Power
GND	Ground
NC	No Connect

BiCEMOS and CEMOS are trademarks of Integrated Device Technology, Inc.

2682 tbi 01

COMMERCIAL TEMPERATURE RANGE**APRIL 1992**

©1992 Integrated Device Technology, Inc.

DSC-7056/2

IDT7MP4036 64K x 32
BICMOS/CMOS STATIC RAM MODULE

COMMERCIAL TEMPERATURE RANGE

CAPACITANCE ($T_A = +25^\circ\text{C}$, $F = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
$C_{IN(D)}$	Input Capacitance (Data)	$V_{(IN)} = 0V$	15	pF
$C_{IN(A)}$	Input Capacitance (Address & Control)	$V_{(IN)} = 0V$	70	pF
C_{OUT}	Output Capacitance	$V_{(OUT)} = 0V$	15	pF

NOTE:

1. This parameter is guaranteed by design but not tested.

2682 tbi 02

TRUTH TABLE

T-46-23-14

Mode	$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Output	Power
Standby	H	X	X	High Z	Standby
Read	L	L	H	DATAOUT	Active
Write	L	X	L	DATAIN	Active
Read	L	H	H	High-Z	Active

2682 tbi 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
$V_{IH}^{(2)}$	Input High Voltage	2.2	—	6.0	V
V_{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTES:

1. $V_{IL}(\text{min}) = -1.5V$ for pulse width less than 10ns.
2. I/O pins must not exceed $V_{CC} + 0.5V$.

2682 tbi 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
$V_{TERM}^{(2)}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T_A	Operating Temperature	0 to +70	$^\circ\text{C}$
T_{BIAS}	Temperature Under Bias	-10 to +85	$^\circ\text{C}$
T_{STG}	Storage Temperature	-55 to +125	$^\circ\text{C}$
I_{OUT}	DC Output Current	50	mA

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. I/O pins must not exceed $V_{CC} + 0.5V$.

2682 tbi 06

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V_{CC}
Commercial	0°C to $+70^\circ\text{C}$	0V	$5.0V \pm 10\%$

2682 tbi 04

DC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_{LI} $	Input Leakage (Address and Control)	$V_{CC} = \text{Max.}; V_{IN} = \text{GND to } V_{CC}$	—	80	μA
$ I_{LI} $	Input Leakage (Data)	$V_{CC} = \text{Max.}; V_{IN} = \text{GND to } V_{CC}$	—	10	μA
$ I_{LO} $	Output Leakage	$V_{CC} = \text{Max.}; \overline{CS} = V_{IH}, V_{OUT} = \text{GND to } V_{CC}$	—	10	μA
V_{OL}	Output Low	$V_{CC} = \text{Min.}, I_{OL} = 8\text{mA}$	—	0.4	V
V_{OH}	Output High	$V_{CC} = \text{Min.}, I_{OH} = -4\text{mA}$	2.4	—	V

2682 tbi 07

Symbol	Parameter	Test Conditions	7MP4036B 10, 12, 15, 17ns	7MP4036S 20, 25, 35ns	Unit
			Max.	Max.	
I_{CC}	Dynamic Operating Current	$f = f_{MAX}; \overline{CS} = V_{IL}; V_{CC} = \text{Max.}; \text{Output Open}$	1520	1280	mA
I_{SB}	Standby Supply Current	$\overline{CS} \geq V_{IH}, V_{CC} = \text{Max.}; \text{Outputs Open}, f = f_{MAX}$	—	320	mA
I_{SB1}	Full Standby Supply Current	$\overline{CS} \geq V_{CC} - 0.2V; f = 0; V_{IN} > V_{CC} - 0.2V \text{ or } < 0.2V$	—	240	mA


2682 tbi 08

AC TEST CONDITIONS

T-46-23-14

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4


2682 tbl 09




2682 drw 03

Figure 1. Output Load

*Includes scope and jlg.




2682 drw 04

Figure 2. Output Load
(for tOLZ, tOHZ, tCHZ, tCLZ, tWHZ, tOW)


2682 drw 05

Figure 3. Alternate Output Load



2682 drw 06

Figure 4. Alternate Lumped Capacitive Load,
Typical Derating

IDT7MP4036 64K x 32
BICMOS/CMOS STATIC RAM MODULE

COMMERCIAL TEMPERATURE RANGE

AC ELECTRICAL CHARACTERISTICS

T-46-23-14

(V_{CC} = 5V ±10%, T_A = 0°C to +70°C)

Symbol	Parameter	7MP4036BxxZ, 7MP4036BxxM								Unit
		-10 ⁽²⁾		-12 ⁽²⁾		-15		-17		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
tRC	Read Cycle Time	10	—	12	—	15	—	17	—	ns
tAA	Address Access Time	—	10	—	12	—	15	—	17	ns
tACS	Chip Select Access Time	—	7	—	7	—	8	—	9	ns
tCLZ ⁽¹⁾	Chip Select to Output in Low Z	2	—	2	—	2	—	2	—	ns
tOE	Output Enable to Output Valid	—	4	—	5	—	6	—	8	ns
tOLZ ⁽¹⁾	Output Enable to Output in Low Z	2	—	2	—	2	—	2	—	ns
tCHZ ⁽¹⁾	Chip Deselect to Output in High Z	—	6	—	7	—	8	—	10	ns
tOHZ ⁽¹⁾	Output Disable to Output in High Z	—	4	—	5	—	5	—	6	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	3	—	ns
Write Cycle										
tWC	Write Cycle Time	10	—	12	—	15	—	17	—	ns
tOW	Chip Select to End of Write	7	—	8	—	9	—	10	—	ns
tAW	Address Valid to End of Write	8	—	9	—	10	—	12	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	8	—	9	—	10	—	12	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tWHZ ⁽¹⁾	Write Enable to Output in High Z	—	4	—	5	—	6	—	7	ns
tDW	Data to Write Time Overlap	6	—	6	—	7	—	9	—	ns
tDH	Data Hold from Write Time	0	—	0	—	0	—	0	—	ns
tOW ⁽¹⁾	Output Active from End of Write	2	—	2	—	2	—	2	—	ns

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.

2682 tbl 10

AC ELECTRICAL CHARACTERISTICS

T-46-23-14

(V_{CC} = 5V ±10%, T_A = 0°C to +70°C)

Symbol	Parameter	7MP4036SxxZ, 7MP4036SxxM						Unit
		-20		-25		-35		
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
tRC	Read Cycle Time	20	—	25	—	35	—	ns
tAA	Address Access Time	—	20	—	25	—	35	ns
tACS	Chip Select Access Time	—	20	—	25	—	35	ns
tCLZ ⁽¹⁾	Chip Select to Output in Low Z	3	—	3	—	3	—	ns
tOE	Output Enable to Output Valid	—	10	—	12	—	25	ns
tOLZ ⁽¹⁾	Output Enable to Output in Low Z	0	—	0	—	0	—	ns
tCHZ ⁽¹⁾	Chip Deselect to Output in High Z	—	10	—	15	—	22	ns
tOZH ⁽¹⁾	Output Disable to Output in High Z	—	10	—	15	—	22	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	ns
tPU ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	ns
tPD ⁽¹⁾	Chip Deselect to Power-Down Time	—	20	—	25	—	35	ns
Write Cycle								
tWC	Write Cycle Time	20	—	25	—	35	—	ns
tCW	Chip Select to End of Write	15	—	20	—	30	—	ns
tAW	Address Valid to End of Write	15	—	20	—	30	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWP	Write Pulse Width	15	—	20	—	30	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tWHZ ⁽¹⁾	Write Enable to Output in High Z	—	12	—	15	—	18	ns
tDW	Data to Write Time Overlap	12	—	15	—	20	—	ns
tDH	Data Hold from Write Time	0	—	0	—	0	—	ns
tOW ⁽¹⁾	Output Active from End of Write	0	—	0	—	0	—	ns

NOTE:


1. This parameter is guaranteed by design, but not tested.

2692 tbl 11




TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾


T-46-23-14



2682 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2^(1,2,4)

2682 drw 08


TIMING WAVEFORM OF READ CYCLE NO. 3^(1,3,4)

2682 drw 09


NOTES:

1. $\overline{WE}$ is High for Read Cycle.
2. Device is continuously selected. $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with $\overline{CS}$ transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)





- NOTES:
1. $\overline{WE}$ or $\overline{CS}$ must be high during all address transitions.
 2. A write occurs during the overlap (t_{WP}) of a low $\overline{CS}$ and a low $\overline{WE}$.
 3. t_{WR} is measured from the earlier of $\overline{CS}$ or $\overline{WE}$ going High to the end of write cycle.
 4. During this period, I/O pins are in the output state, input signals must not be applied.
 5. If the $\overline{CS}$ Low transition occurs simultaneously with or after the $\overline{WE}$ Low transition, the outputs remain in a high impedance state.
 6. Transition is measured $\pm 500\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but, not tested.
 7. If $\overline{OE}$ is low during a $\overline{WE}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or ($t_{WHZ} + t_{OW}$) to allow the I/O drivers to turn off data and to be placed on the bus for the required t_{OW} . If $\overline{OE}$ is high during a $\overline{WE}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

PACKAGE DIMENSIONS

T-46-23-14



ZIP VERSION



BACK VIEW

2682 drw 12

SIMM VERSION



BACK VIEW

2682 drw 13