CMOS STATIC RAM 256K (64K x 4-BIT)

IDT61298SA

FEATURES:

- 64K x 4 high-speed static RAM
- · Fast Output Enable (OE) pin available for added system flexibility
- High speed (equal access and cycle times)
 - Military: 20/25ns (max.)
 - Commercial: 12/15/17/20ns (max.)
- JEDEC standard pinout
- 300 mil 28-pin DIP, 300 mil 28-pin SOJ, and 300 mil 28-pin
- · Produced with advanced CMOS technology
- · Bidirectional data inputs and outputs
- · Inputs/Outputs TTL-compatible
- · Three-state outputs
- · Military product compliant to MIL-STD-883, Class B

DESCRIPTION:


The IDT61298SA is a 262,144-bit high-speed static RAM organized as 64K x 4. It is fabricated using IDT's highperformance, high-reliability CMOS technology. This state-ofthe-art technology, combined with innovative circuit design techniques, provides a cost-effective approach for memory intensive applications.

The IDT61298SA features two memory control functions: Chip Select (CS) and Output Enable (OE). These two functions greatly enhance the IDT61298SA's overall flexibility in high-speed memory applications.

Access times as fast as 12ns are available. The IDT61298SA offers a reduced power standby mode, ISB1, which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability.

All inputs and outputs are TTL-compatible and the device operates from a single 5 volt supply. Fully static asynchronous

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

MAY 1994

7


DESCRIPTION (Continued)


circuitry, along with matching access and cycle times, favor the simplified system design approach.

The IDT61298SA is packaged in a 28-pin Sidebraze or Plastic 300 mil DIP, an SOJ, plus an LCC, providing improved board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATION





TRUTH TABLE(1,2)

CS	ŌĒ	WE	1/0	Function
Ļ	L	Н	DATAOUT	Read Data
L	Х	L	DATAIN	Write Data
L	Н	Н	Hıgh-Z	Outputs Disabled
Н	Х	Х	High-Z	Deselected - Standby (ISB)
V HC ⁽³⁾	Х	Х	High-Z	Deselected - Standby (ISB1)

NOTES:

- 1 H = ViH, L = ViL, x = Don't care
- 2. VLC = 0 2V, VHC = VCC -0 2V
- 3 Other inputs ≥VHC or ≤VLC

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0 5 to +7 0	-0 5 to +7 0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	10	W
lout	DC Output Current	50	50	mA

NOTES:

2971 tbl 02

2971 tol 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2 VTERM must not exceed Vcc + 0 5V

CAPACITANCE

(TA = +25°C, f = 1.0MHz, SOJ Package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	рF
Ciro	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

2971 tbi 03

 This parameter is determined by device characterization, but is not production tested

TOP VIEW

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc		
Military	-55°C to +125°C	ΟV	5V ± 10%		
Commercial	0°C to +70°C	οV	5V ± 10%		

2971 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4 5	50	5 5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	22	_	Vcc + 0.5V	٧
VII.	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

NOTE:

2971 tbi 05

2971 tbl 06

1 VIL (min.) = -1 5V for pulse width less than 10ns, once per cycle

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

			SA12	61298SA15		61298SA17		61298SA20		61298SA25]
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
Icc	Dynamic Operating Current CS = VIL, Outputs Open Vcc = Max., f = fMax ⁽²⁾	160	_	140	_	135		130	140		120	mA
IsB	Standby Power Supply Current (TTL Level) CS ≥ VIH, VCC = Max., Outputs Open, f = fMAX ⁽²⁾	50	_	45	_	40		40	45	_	40	mA
ISB1	Full Standby Power Supply Current (CMOS Level) CS≥ VHC, VCC = Max, f = 0 ⁽²⁾ , VLC ≥ VIN ≥ VHC	20	_	20	_	20	_	20	30	_	30	mA

NOTES:

All values are maximum guaranteed values

AC TEST CONDITIONS

2 fmax = 1/trac (all address inputs are cycling at fmax); f = 0 means no address input lines are changing

AO ILOI GONDINGNO	
Input Pulse Levels	GND to 3 0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1 5V
AC Test Load	See Figures 1 and 2

2971 tbl 07




Figure 1. AC Test Load




Figure 2. AC Test Load (for tcLz, toLz, tcHz, toHz, toW, twHz)

*Includes scope and jig capacitances

DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$

Symbol			IDT61298SA				
	Parameter	Test Condition	Min.	Тур.	Max.	Unit	
lu	Input Leakage Current	Vcc = Max , Vin = GND to Vcc	_		5	μА	
[lto]	Output Leakage Current	Vcc = Max., \overline{CS} = ViH. Vout = GND to Vcc			5	μА	
Vol	Output Low Voltage	IOL = 8mA, VCC = Min IOL = 10mA, VCC = Min.	=	_	0.4 0.5	٧	
V он	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4	_	_	V	

2971 tbl 09

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

			SA12 ⁽¹⁾	61298	SA15 ⁽¹⁾	6129	61298SA17 ⁽¹⁾		3SA20	61298SA25 ⁽²⁾		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	ele											<u> </u>
tRC	Read Cycle Time	12	<u> </u>	15	_	17	_	20	_	25	_	ns
tAA	Address Access Time	_	12	_	15	_	17	_	20	_	25	ns
tACS	Chip Select Access Time	_	12	I —	15	_	17	_	20		25	ns
tCLZ ⁽³⁾	Chip Select to Output in Low-Z	4	_	4	_	4	_	4	_	4		ns
tCHZ ⁽³⁾	Chip Deselect to Output in High-Z		6	_	7	_	8		8	_	9	ns
tOE	Output Enable to Output Valid	<u> </u>	6		7	_	8	_	8	_	9	ns
tOLZ ⁽³⁾	Output Enable to Output in Low-Z	0	_	0	_	0		0	_	0		ns
tOHZ ⁽³⁾	Output Disable to Output in High-Z	_	6	_	6	_	7		8	_	9	ns
tOH	Output Hold from Address Change	3	_	3	_	3	_	3	_	3		ns
tPU ⁽³⁾	Chip Select to Power-Up Time	0	_	0	_	0	_	0	_	0	_	ns
tPD ⁽³⁾	Chip Deselect to Power-Down Time	_	12		15		17	_	20	_	25	ns
Write Cy	cle						•	L				L
tWC	Write Cycle Time	12	_	15		17	-	20	_	25	_	ns
tcw	Chip Select to End-of-Write	9		10	_	11		12	_	15		ns
tAW	Address Valid to End-of-Write	9	_	10	_	11		12		15	_	ns
tAS	Address Set-up Time	0		0		0	_	0	_	0	_	ns
tWP	Write Pulse Width	9	_	10	_	11	_	12	_	15	_	пѕ
tWR	Write Recovery Time	0	_	0		0		0	_	0	_	ns
tDW	Data Valid to End-of-Write	6	_	7	_	8		8		10	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	0		0	_	ns
tWHZ ⁽³⁾	Write Enable to Output in High-Z		6	_	6	_	7	_	8	_	9	ns
tOW ⁽³⁾	Output Active from End-of-Write	4	_	4	_	4	_	4		4		ns

NOTES:


1 0° to +70°C temperature range only

2. -55°C to +125°C temperature range only


2971 tbl 10

³ This parameter is guaranteed with AC test load (Figure 2) by device characterization, but is not production tested.


TIMING WAVEFORM OF READ CYCLE NO. 1(1)



TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$




TIMING WAVEFORM OF READ CYCLE NO. 3^(1,3,4)




NOTES:

- 1 WE is HIGH for Read cycle
- 2. Device is continuously selected, CS is LOW
- 3. Address valid prior to or coincident with CS transition LOW
- 4 OE is LOW
- 5 Transition is measured ±200mV from steady state

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1,2,3,5)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1,2,5)



NOTES:

- WE or CS must be HIGH during all address transitions.
- A write occurs during the overlap of a LOW $\overline{\text{CS}}$ and a LOW $\overline{\text{WE}}$ $\overline{\text{OE}}$ is continuously HIGH. If $\overline{\text{OE}}$ is LOW during a $\overline{\text{WE}}$ controlled write cycle, the write pulse width must be the greater than or equal to twiz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the spectified two
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied
- If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state

ORDERING INFORMATION

