

DS1250Y/AB 4096K Nonvolatile SRAM

FEATURES

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- Directly replaces 512K x 8 volatile static RAM
- Unlimited write cycles
- Low-power CMOS
- Read and write access times as fast as 70 ns
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time.
- Full ±10% V_{CC} operating range (DS1250Y)
- Optional ±5% V_{CC} operating range (DS1250AB)
- Optional industrial temperature range of -40°C to +85°C, designated IND
- JEDEC standard 32-pin DIP package
- Low Profile Module (LPM) package
 - Fits into standard 68-pin PLCC surface-mountable sockets
 - 250 mil package height

PIN DESCRIPTION

 A0 - A18
 Address Inputs

 DQ0 - DQ7
 Data In/Data Out

 CE
 Chip Enable


 WE
 Write Enable

 OE
 Output Enable


 V_{CC}
 Power (+5V)

 GND
 Ground

PIN ASSIGNMENT



32-PIN ENCAPSULATED PACKAGE 740 Mil EXTENDED



34-PIN LOW PROFILE MODULE (LPM)

©Copyright 1995 by Dallas Semiconductor Corporation. All Rights Reserved. For important information regarding patents and other intellectual property rights, please refer to Dallas Semiconductor data books.

100395 1/10

DESCRIPTION

The DS1250 4096K Nonvolatile SRAMs are 4,194,304-bit, fully static, nonvolatile SRAMs organized as 524,288 words by 8 bits. Each NV SRAM has a selfcontained lithium energy source and control circuitry which constantly monitors V_{CC} for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. DIP-package DS1250 devices can be used in place of existing 512K x 8 static RAM directly conforming to the popular bytewide 32-pin DIP standard. DS1250 devices in the Low Profile Module package are specifically designed for surface mount applications. There is no limit on the number of write cycles which can be executed and no additional support circuitry is reguired for microprocessor interfacing.

READ MODE

The DS1250 devices execute a read cycle whenever $\overline{\text{WE}}$ (Write Enable) is inactive (high) and $\overline{\text{CE}}$ (Chip Enable) and $\overline{\text{OE}}$ (Output Enable) are active (low). The unique address specified by the 17 address inputs (A $_0$ -A $_{16}$) defines which of the 131,072 bytes of data is accessed. Valid data will be available to the eight data output drivers within t $_{ACC}$ (Access Time) after the last address input signal is stable, providing that $\overline{\text{CE}}$ and $\overline{\text{OE}}$ access times are also satisfied. If $\overline{\text{OE}}$ and $\overline{\text{CE}}$ access times are not satisfied, then data access must be measured from the later occurring signal ($\overline{\text{CE}}$ or $\overline{\text{OE}}$) and the limiting parameter is either t $_{CO}$ for $\overline{\text{CE}}$ or t $_{OE}$ for $\overline{\text{OE}}$ rather than address access.

WRITE MODE

The DS1250 devices excute a write cycle whenever the \overline{WE} and \overline{CE} signals are active (low) after address inputs are stable. The later occurring falling edge of \overline{CE} or \overline{WE} will determine the start of the write cycle. The write cycle

is terminated by the earlier rising edge of \overline{CE} or \overline{WE} . All address inputs must be kept valid throughout the write cycle. \overline{WE} must return to the high state for a minimum recovery time (t_{WR}) before another cycle can be initiated. The \overline{OE} control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled (\overline{CE} and \overline{OE} active) then \overline{WE} will disable the outputs in t_{ODW} from its falling edge.

DATA RETENTION MODE

The DS1250AB provides full functional capability for V_{CC} greater than 4.75 volts and write protects by 4.5 volts. The DS1250Y provides full functional capability for V_{CC} greater than 4.5 volts and write protects by 4.25 volts. Data is maintained in the absence of V_{CC} without any additional support circuitry. The nonvolatile static RAMs constantly monitor V_{CC}. Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become "don't care," and all outputs become high impedance. As V_{CC} falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when V_{CC} rises above approximately 3.0 volts, the power switching circuit connects external V_{CC} to RAM and disconnects the lithium energy source. Normal RAM operation can resume after V_{CC} exceeds 4.75 volts for the DS1250AB and 4.5 volts for the DS1250Y.

FRESHNESS SEAL

Each DS1250 device is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When V_{CC} is first applied at a level greater than V_{TP} , the lithium energy source is enabled for battery backup operation.

100395 2/10

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature -0.3V to +7.0V 0°C to 70°C, -40°C to +85°C for Ind parts -40°C to +70°C, -40°C to +85°C for Ind parts 260°C for 10 seconds

RECOMMENDED DC OPERATING CONDITIONS

(t_A: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
DS1250Y Power Supply Voltage	Vcc	4.5	5.0	5.5	٧	
DS1250AB Power Supply Voltage	V _{CC}	4.75	5.0	5.25	V	
Logic 1	V _{IH}	2.2		Vcc	V	
Logic 0	V _{IL}	0.0		+0.8	V	

 $(V_{CC}=5V \pm 5\% \text{ for DS1250AB})$

DC ELECTRICAL CHARACTERISTICS

 $(t_A: See Note 10) (V_{CC}=5V \pm 10\% for DS1250Y)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	ļ _{IL}	-1.0		+1.0	μА	
I/O Leakage Current CE ≥ V _{IH} ≤ V _{CC}	I _{IO}	-1.0		+1.0	μА	
Output Current @ 2.4V	Юн	-1.0			mA	
Output Current @ 0.4V	l _{OL}	2.0			mA	
Standby Current CE=2.2V	I _{CCS1}		5.0	10.0	mA	
Standby Current CE=V _{CC} -0.5V	I _{CCS2}		3.0	5.0	mA	
Operating Current	Icco ₁			85	mA	
Write Protection Voltage (DS1250Y)	V _{TP}	4.25	4.37	4.5	٧	
Write Protection Voltage (DS1250AB)	V _{TP}	4.50	4.62	4.75	V	

CAPACITANCE

 $(t_A = 25^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C _{IN}		5	10	pF	
Input/Output Capacitance	C _{I/O}		5	10	рF	

100395 3/10

2614130 0013506 19T 🖛


^{*} This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 5\% \text{ for DS1250AB})$ (t_A: See Note 10) (V_{CC} = 5V \pm 10% for DS1250Y)


PARAMETER	SYMBOL	DS1250Y-70 DS1250AB-70		DS1250Y-100 DS1250AB-100		UNITS	NOTES
		MIN	MAX	MIN	MAX	1	
Read Cycle Time	t _{RC}	70		100		ns	
Access Time	tACC		70		100	ns	
OE to Output Valid	toE		35		50	ns	
CE to Output Valid	tco		70		100	ns	
OE or CE to Output Active	tCOE	5		5		ns	5
Output High Z from Deselection	top		25		35	ns	5
Output Hold from Address Change	t _{OH}	5		5		ns	
Write Cycle Time	twc	70		100		ns	
Write Pulse Width	t _{WP}	55		75		ns	3
Address Setup Time	t _{AW}	0		0		ns	
Write Recovery Time	t _{WR1}	5 15		5 15		ns ns	12 13
Output High Z from WE	topw		25		35	ns	5
Output Active from WE	[‡] OEW	5		5		ns	5
Data Setup Time	t _{DS}	30		40		ns	4
Data Hold Time	t _{DH1}	0 10		0 10		ns ns	12 13

READ CYCLE



100395 4/10


WRITE CYCLE 1



SEE NOTES 2, 3, 4, 6, 7, 8, AND 12


100395 5/10

WRITE CYCLE 2



SEE NOTES 2, 3, 4, 6, 7, 8, AND 13

POWER-DOWN/POWER-UP CONDITION



100395 6/10

■ 2614130 0013509 919 ■

POWER-DOWN/POWER-UP TIMING

(t_A: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CE, WE at V _{IH} before Power-Down	t _{PD}	0			με	11
V _{CC} Slew from V _{TP} to 0V	t⊨	300			με	
V _{CC} Slew from 0V to V _{TP}	t _R	300			μs	
CE, WE at VIH after Power-Up	tREC	2		125	ms	

 $(t_A = 25^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	t _{DR}	10			years	9

WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

NOTES:

- 1. WE is high for a read cycle.
- 2. $\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during write cycle, the output buffers remain in a high impedance state.
- t_{WP} is specified as the logical AND of CE and WE. t_{WP} is measured from the later of CE or WE going low to the earlier of CE or WE going high.
- 4. t_{DS} is measured from the earlier of \overline{CE} or \overline{WE} going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- If the CE low transition occurs simultaneously with or later than the WE low transition, the output buffers remain in a high impedance state during this period.
- 7. If the $\overline{\text{CE}}$ high transition occurs prior to or simultaneously with the $\overline{\text{WE}}$ high transition, the output buffers remain in high impedance state during this period.
- 8. If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in a high impedance state during this period.
- Each DS1250 has a built-in switch that disconnects the lithium source until V_{CC} is first applied by the user.
 The expected t_{DR} is defined as accumulative time in the absence of V_{CC} starting from the time power is first applied by the user.
- 10. All AC and DC electrical characteristics are valid over the full operating temperature range. For standard products, this range is 0°C to 70°C. For industrial products (IND), this range is 40°C to +85°C.
- 11. In a power down condition the voltage on any pin may not exceed the voltage on V_{CC}.
- 12. t_{WR1}, t_{DH1} are measured from WE going high.
- 13.tWR2, tDH2 are measured from CE going high.

100395 7/10

DC TEST CONDITIONS

Outputs Open
Cycle = 200 ns for operating current
All voltages are referenced to ground

AC TEST CONDITIONS


Output Load: 100 pF + 1TTL Gate Input Pulse Levels: 0 - 3.0V

Timing Measurement Reference Levels

Input: 1.5V Output: 1.5V


Input pulse Rise and Fall Times: 5 ns


ORDERING INFORMATION




100395 8/10

DS1250Y/AB NONVOLATILE SRAM 32-PIN 740 MIL EXTENDED MODULE









PKG	32-1	PIN
DIM	MIN	MAX
A IN.	1. 680	1.700
MM	42.67	43.18
B IN.	0.720	0.740
MM	18.29	18.80
C IN.	0.355 9.02	0.375 9.52
D IN.	0.080	0.110
MM	2.03	2.79
E IN.	0.015	0.025
MM	0.38	0.63
F IN.	0.120 3.05	0.160 4.06
G IN.	0.090	0.110
MM	2.29	2.79
H IN.	0.590	0.630
MM	14.99	16.00
J IN.	0.008	0.012
MM	0.20	0.30
K IN.	0.015	0.021
MM	0.38	0.53

100395 9/10

DS1250Y/AB 34-PIN LOW PROFILE MODULE (LPM)



PKG	INCHES					
DIM	MIN	MAX				
Α	0.955	0.980				
В	0.840	0.855				
С	0.230	0.250				
D	0.975	0.995				
D	0.047	0.053				
F	0.015	0.025				



Suggested 68-pin PLCC surface mountable sockets with leads on two sides only are:

McKenzie

34P-SMT-3

Harwin

HIS-40001-04

Robinson Nugent

PLCC-34-SMT

Dallas Semiconductor

DS34PIN-PLC

For recommended prototype/breadboard sockets, contact the Dallas Semiconductor factory.

100395 10/10