

11. ELECTRICAL CHARACTERISTICS

Absolute maximum ratings ($T_a = 25^\circ\text{C}$)

Parameter	Symbol	Conditions	Rated Value	Unit
Supply voltage	V_{DD}		-0.3 to +7.0	V
	V_{LOAD}		$V_{DD}-40$ to $V_{DD}+0.3$	V
	V_{PRE}		$V_{DD}-11$ to $V_{DD}+0.3$	V
Input voltage	V_I		-0.3 to $V_{DD}+0.3$	V
Output voltage	V_O	Pins other than display output pins	-0.3 to $V_{DD}+0.3$	V
	V_{OD}	Display output pins	$V_{DD}-40$ to $V_{DD}+0.3$	V
High-level output current	I_{OH}	One of pins other than display output pins	-15	mA
		One pin of S0 to S9	-15	mA
		One pin of T0 to T15	-30	mA
		All pins other than display output pins	-20	mA
		Total of all display output pins	-120	mA
Low-level output current	I_{OL}	One pin	17	mA
		Total of all pins	60	mA
Total power dissipation (*1)	P_T	Plastic QFP	450	mW
		Plastic shrink DIP	600	mW
Operating temperature	T_{opt}		-40 to +85	$^\circ\text{C}$
Storage temperature	T_{stg}		-65 to +150	$^\circ\text{C}$

Operating supply voltage ($T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)

Item	Conditions	MIN.	MAX.	Unit
CPU(*2)		(*3)	6.0	V
Display controller		4.5	6.0	V
Timer/pulse generator		4.5	6.0	V
Hardware other than the above(*2)		2.7	6.0	V

***1 Method for calculating the total power dissipation**

The uPD75217CW/GF dissipates power in the following places. The microcomputer shall be designed so that the sum of the values of power dissipation in these three places does not exceed the value of total power dissipation P_T . (NEC recommends that the microcomputer is used at 80% or less of the rated value.)

- ① **Power dissipation at the CPU:**
This value is calculated by $V_{DD}(\text{max.}) \times I_{DD1}(\text{max.})$.
- ② **Power dissipation at output pins:**
There are two cases, normal output and display output. All the power dissipation values when the maximum current is applied to each output pin must be added.
- ③ **Power dissipation at pull-down resistors:**
Power dissipation at the pull-down resistors to be incorporated into each display output pin with the mask option.

Example:

If the maximum current of 3 mA flows through each segment pin, 15 mA through the timing pin, and 10 mA through each LED output pin under the conditions of 4 LED outputs in $9_{\text{SEG}} \times 11_{\text{DIGIT}}$, $V_{\text{DD}} = 5 \text{ V} + 10\%$, and 4.19 MHz oscillation, and if the voltage of the fluorescent display tube (the voltage V_{LOAD}) is -30 V and a little of power is dissipated at normal output:

① Power dissipation at the CPU: $5.5 \text{ V} \times 9.0 \text{ mA} = 49.5 \text{ mW}$

② Power dissipation at pins:

Segment pins ... $2 \text{ V} \times 3 \text{ mA} \times 9 = 54 \text{ mW}$

Timing pin $2 \text{ V} \times 15 \text{ mA} = 30 \text{ mW}$

LED outputs $\left(\frac{10}{15} \times 2 \text{ V}\right) \times 10 \text{ mA} \times 4 = 53 \text{ mW}$

③ Power dissipation at pull-down resistors:

$$\frac{(30 + 5.5 \text{ V})^2}{40 \text{ k}\Omega} \times 10 = 315 \text{ mW}$$




$$P_T = \textcircled{1} + \textcircled{2} + \textcircled{3} = 501.5 \text{ mW}$$

In this example, the power consumption of 501.5 mW is permitted because the total value of allowable power dissipation for the shrink DIP is 600 mW. The power consumption must be reduced for the QFP because the total value of allowable power dissipation is 450 mW. If the number of built-in pull-down resistors is reduced, power consumption can be reduced. In the example, built-in pull-down resistors only for eleven digit outputs and four segment outputs and external pull-down resistors for the remaining five segment outputs enables the power consumption to be limited to 344 mW.

- *2 The CPU does not include the system clock oscillator, the display controller, and the timer/pulse generator.
- *3 The range of the supply voltage at which the CPU can operate varies according to the cycle time. See the item of AC characteristics.

Characteristics of the main system clock oscillator

($T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD} = 2.7$ to 6.0 V)



Resonator	Recommended constant	Parameter	Condition	MIN.	TYP.	MAX.	Unit
(*3) Ceramic resonator		(*1) Oscillator frequency (f_{XX})	V_{DD} = oscillation voltage range	2.0		5.0	MHz
		(*2) Oscillation stability time	After V_{DD} reaches MIN. of the oscillation voltage range			4	ms
(*3) Crystal resonator		(*1) Oscillator frequency (f_{XX})		2.0	4.19	5.0	MHz
		(*2) Oscillation stability time	$V_{DD} = 4.5$ to 6.0 V			10	ms
						30	ms
External clock		(*1) X1 input frequency (f_X)		2.0		5.0	MHz
		X1 input high/low level width (t_{XH}, t_{XL})		100		250	ns

*1 The oscillator frequency and input frequency indicate only the oscillator characteristics. See the item of AC characteristics for the instruction execution time.

*2 The oscillation stability time means the time required for the oscillation to stabilize after V_{DD} is applied or after the STOP mode is released.

*3 NEC recommends the resonators shown in the table of DC characteristics.

Characteristics of the subsystem clock oscillator ($T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD} = 2.7$ to 6.0 V)

Resonator	Recommended constant	Parameter	Condition	MIN.	TYP.	MAX.	Unit
Crystal resonator		(*) Oscillator frequency (f_{XT})		32	32.768	35	kHz
		(*) Oscillation stability time	$V_{DD} = 4.5$ to 6.0 V		1.0	2	s
						10	s
External clock		(*) XT1 input frequency (f_{XT})		32		100	kHz
		XT1 input high/low level width (t_{XTH}, t_{XTL})		10		32	us

*1 The oscillator frequency and input frequency indicate only the oscillator characteristics. See the item of AC characteristics for the instruction execution time.

*2 The oscillation stability time means the time required for the oscillation to stabilize after V_{DD} is applied or after the STOP mode is released.

Capacitance ($T_a = 25^{\circ}\text{C}$, $V_{DD} = 0$ V)

Parameter		Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input capacitance		C_{IN}				15	pF
Output capacitance	Other than display output	C_{OUT}	$f = 1$ MHz 0 V for pins other than pins to be measured			15	pF
	Display output					35	pF
I/O capacitance		C_{IO}				15	pF

Recommended oscillator constant



Main system clock: Ceramic resonator ($T_a = -40^{\circ}\text{C}$ to $+80^{\circ}\text{C}$)

Manufacturer	Part number	Capacitance (pF) for connection		Oscillation voltage range (V)		Remarks
		C1	C2	Min.	Max.	
Kyocera Corporation	KBR-2.0MS	47	47	2.7	6.0	
	KBR-4.0MS	33	33			
Murata Mfg. Co., Ltd.	CSA 2.00MG	30	30	2.7	6.0	Containing capacitor
	CST 2.00MG	-	-			
	CST 4.19MG					
Toko, Inc.	CRHF3.00	30	30	3.0	3.0	
	CRHF4.19					

-: Unrequired

Main system clock: Crystal resonator ($T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)

Manufacturer	Part number	Capacitance (pF) for connection		Oscillation voltage range (V)		Remarks
		C1	C2	Min.	Max.	
Kinseki, Ltd.	HC-49/U	22	22	2.7	6.0	

Subsystem clock: 32.768 kHz crystal resonator ($T_a = -10^{\circ}\text{C}$ to $+60^{\circ}\text{C}$)

Manufacturer	Part number	Capacitance for connection			Oscillation voltage range		Remarks
		C3 (pF)	C4 (pF)	R (k Ω)	Min. (V)	Max. (V)	
Kinseki, Ltd.	P-3	15	22	330	2.7	6.0	

DC characteristics ($T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{DD} = 2.7$ to 6.0 V)


Parameter	Symbol	Condition		MIN.	TYP.	MAX.	Unit
High-level input voltage	V_{IH1}	Other than below		$0.7 V_{DD}$		V_{DD}	V
	V_{IH2}	Ports 0 and 1, and $\overline{\text{RESET}}$		$0.75 V_{DD}$		V_{DD}	V
	V_{IH3}	X1, X2, and XT1		$V_{DD} - 0.4$		V_{DD}	V
	V_{IH4}	Port 6	$V_{DD} = 4.5$ to 6.0 V	$0.65 V_{DD}$		V_{DD}	V
				$0.7 V_{DD}$		V_{DD}	V
Low-level input voltage	V_{IL1}	Other than below		0		$0.3 V_{DD}$	V
	V_{IL2}	Ports 0, 1, and 6, and $\overline{\text{RESET}}$		0		$0.2 V_{DD}$	V
	V_{IL3}	X1, X2, and XT1		0		0.4	V
High-level output voltage	V_{OH}	All output pins	$V_{DD} = 4.5$ to 6.0 V , $I_{OH} = -1\text{ mA}$	$V_{DD} - 1.0$			V
			$I_{OH} = -100\text{ }\mu\text{A}$	$V_{DD} - 0.6$			V
Low-level output voltage	V_{OL}	Ports 4 and 5	$V_{DD} = 4.5$ to 6.0 V , $I_{OL} = 15\text{ mA}$		0.4	2.0	V
			$V_{DD} = 4.5$ to 6.0 V , $I_{OL} = 1.6\text{ mA}$			0.4	V
		All output pins	$I_{OL} = 400\text{ }\mu\text{A}$			0.5	V
High-level input leakage voltage	I_{LH1}	Other than X1, X2, and XT1	$V_{IN} = V_{DD}$			3	μA
	I_{LH2}	X1, X2, and XT1				20	μA
Low-level input leakage voltage	I_{LIL1}	Other than X1, X2, and XT1	$V_{IN} = 0\text{ V}$			-3	μA
	I_{LIL2}	X1, X2, and XT1				-20	μA

(to be continued)

(Cont'd)

Parameter	Symbol	Condition		MIN.	TYP.	MAX.	Unit
High-level output leakage voltage	I_{LOH}	All output pins	$V_{OUT} = V_{DD}$			3	μA
Low-level output leakage voltage	I_{LOL1}	Other than display output	$V_{OUT} = 0 V$			-3	μA
	I_{LOL2}	Display output	$V_{OUT} = V_{LOAD} = V_{DD} - 35 V$			-10	μA
Display output current	I_{DD}	S0 to S9	$V_{DD} = 4.5 \text{ to } 6.0 V$	(#1) $V_{PRE} = V_{DD} - 9 \pm 1 V$	-3	-5.5	mA
			$V_{DD} = V_{DD} - 2 V$	$V_{PRE} = 0 V$	-1.5	-3.5	mA
		T0 to T15	$V_{DD} = 4.5 \text{ to } 6.0 V$	(#1) $V_{PRE} = V_{DD} - 9 \pm 1 V$	-15	-22	mA
			$V_{DD} = V_{DD} - 2 V$	$V_{PRE} = 0 V$	-7	-15	mA
Built-in pull-down resistor (mask option)	R_{PS}	Part 6 $V_{IN} = V_{DD}$	$V_{DD} = 4.5 \text{ to } 6.0 V$	20	80	200	k Ω
				20		1000	k Ω
	R_L	Display output	$V_{DD} - V_{LOAD} = 35 V$	25	70	135	k Ω
(32) Supply current	I_{DD1}	4.19 MHz Crystal resonance $C1 = C2 = 15 \text{ pF}$	$V_{DD} = 5 V \pm 10\%$ (#3)		3.0	9.0	mA
			$V_{DD} = 3 V \pm 10\%$ (#4)		0.55	1.5	mA
	I_{DD2}	HALT mode	$V_{DD} = 5 V \pm 10\%$		600	1800	μA
			$V_{DD} = 3 V \pm 10\%$		200	600	μA
	I_{DD3}	(#5) 32 kHz Crystal resonator	$V_{DD} = 3 V \pm 10\%$		40	120	μA
	I_{DD4}	HALT mode	$V_{DD} = 3 V \pm 10\%$		5	15	μA
	I_{DD5}	XT1 = 0 V STOP mode	$V_{DD} = 5 V \pm 10\%$		0.5	20	μA
			$V_{DD} = 3 V \pm 10\%$		0.1	10	μA

*1 The following external circuits are recommended.



- *2 This current does not refer to the current which flows through the built-in pull-down resistors (mask option).
- *3 Value when the processor clock control resistor (PCC) is set to 0011 and operated in the high-speed mode
- *4 Value when the PCC is set to 0000 and operated in the low-speed mode
- *5 Value when the system clock control resistor (SCC) is set to 1001, generation of the main system clock pulse is stopped, and the SCC is operated according to the subsystem clock pulse.


AC characteristics ($T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD} = 2.7$ to 6.0 V)

Parameter	Symbol	Condition		MIN.	TYP.	MAX.	Unit
Cycle time (minimum instruction execution time)(*)	t_{CY}	Operated by main system clock pulse	$V_{DD} = 4.5$ to 6.0 V	0.95		32	μs
				3.6		32	μs
		Operated by sub-system clock pulse		114	122	125	μs
TIO input frequency	f_{TI}	$V_{DD} = 4.5$ to 6.0 V		0		0.6	MHz
				0		165	kHz
TIO input high/low level width	t_{TIH} t_{TIL}	$V_{DD} = 4.5$ to 6.0 V		0.83			μs
				3			μs
SCK cycle time	t_{KCY}	$V_{DD} = 4.5$ to 6.0 V	Input	0.8			μs
			Output	0.95			μs
			Input	3.2			μs
			Output	3.8			μs
SCK high/low level width	t_{KH} t_{KL}	$V_{DD} = 4.5$ to 6.0 V	Input	0.4			μs
			Output	$t_{KCY}/2-50$			ns
			Input	1.6			μs
			Output	$t_{KCY}/2-150$			ns
SI setup time (referred to SCK $\uparrow$)	t_{SIK}			100			ns
SI hold time (referred to SCK $\uparrow$)	t_{KSI}			400			ns
SCK $\uparrow$ →SO output delay time	t_{KSO}	$V_{DD} = 4.5$ to 6.0 V				300	ns
						1000	ns
Interrupt input high/low level width	t_{INTH} t_{INTL}		INT0	(*)2			μs
			INT1	$2t_{CY}$			μs
			INT2,4	10			μs
RESET low level width	t_{RSL}			10			μs

- *1 The cycle time (minimum instruction execution time) depends on the connected resonator frequency, the system clock control register (SCC), and the processor clock control register (PCC).

The following figure shows the cycle time t_{CY} characteristics for the supply voltage V_{DD} during main system clock operation.



- *2 This value becomes $2t_{CY}$ or $128/f_{XX}$ according to the setting of the interrupt mode register (IMO).




AC timing measurement points (excluding X1, and XT1 inputs)




Clock timing




T10 timing




Serial transfer timing



Interrupt input timing



RESET input timing



Data hold characteristics by low supply voltage in data memory STOP mode ($T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Data hold supply voltage	V_{DDDR}		2.0		6.0	V
(*1) Data hold supply current	I_{DDDR}	$V_{\text{DDDR}} = 2.0 \text{ V}$		0.1	10	μA
Release signal setting time	t_{SREL}		0			μs
(*2) Oscillation stability wait time	t_{WAIT}	Release by $\overline{\text{RESET}}$		$2^{17}/f_X$		ms
		Release by interrupt request		(*3)		ms


*1 Excluding the current which flows through the built-in pull-down resistors (mask option)

*2 CPU operation stop time for preventing unstable operation at the beginning of oscillation


*3 This value depends on the settings of the basic interval timer mode register (BTM) shown below.

BTM3	BTM2	BTM1	BTM0	WAIT time: Value at $f_{\text{XX}} = 4.19 \text{ MHz}$ is enclosed in ().
—	0	0	0	$2^{20}/f_{\text{XX}}$ (approx. 250 ms)
—	0	1	1	$2^{17}/f_{\text{XX}}$ (approx. 31.3 ms)
—	1	0	1	$2^{15}/f_{\text{XX}}$ (approx. 7.82 ms)
—	1	1	1	$2^{13}/f_{\text{XX}}$ (approx. 1.95 ms)

Data hold timing (STOP mode release by RESET)




Data hold timing (standby release signal: STOP mode release by interrupt signal)



12. OUTSIDE DIMENSIONS

64-pin plastic shrink DIP (750 mil) outside dimensions (mm)




Technical drawing of a rectangular reinforced concrete slab. The plan view shows a slab with overall dimensions of 23.6 ± 0.4 m by 17.6 ± 0.4 m. The inner dimensions are 20.0 ± 0.2 m by 14.0 ± 0.2 m. The slab is reinforced with a grid of bars. The reinforcement details include:

- Top reinforcement: $\Phi 12 @ 200$ (mm).
- Bottom reinforcement: $\Phi 15$ (mm).
- Side reinforcement: $\Phi 12 @ 200$ (mm).
- Corner reinforcement: $\Phi 12 @ 200$ (mm).
- Reinforcement spacing: 0.40 ± 0.10 m.
- Reinforcement diameter: 0.20 m.
- Reinforcement diameter: 0.15 m.
- Reinforcement diameter: 0.15 ± 0.05 m.
- Reinforcement diameter: 0.8 ± 0.2 m.
- Reinforcement diameter: 1.8 ± 0.2 m.
- Reinforcement diameter: 2.7 m.

6427525 0069428 665

Outside dimensions (mm) of 64-pin ceramic QFP for ES (ref. dwg.)



Notes 1: Care must be taken because the metal cap connected to 26 pins reaches positive power level.

2: Care must be taken because the underside leads are bent as shown in the figure.

3: The length of a lead is not specified because the process of cutting the lead tip is not managed.

