Preferred Device

Power MOSFET 3.0 Amps, 60 Volts

N-Channel SOT-223

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

Features

• Pb-Free Packages are Available

Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Vdc
Drain-to-Gate Voltage (R _{GS} = 10 MΩ)	V_{DGR}	60	Vdc
Gate-to-Source Voltage - Continuous - Non-repetitive (t _p ≤ 10 ms)	V _{GS}	± 20 ± 30	Vdc Vpk
	I _D I _D I _{DM}	3.0 1.4 9.0	Adc Apk
Total Power Dissipation @ T _A = 25°C (Note 1) Total Power Dissipation @ T _A = 25°C (Note 2) Derate above 25°C	P _D	2.1 1.3 0.014	W W W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 175	°C
Single Pulse Drain-to-Source Avalanche Energy - Starting $T_J = 25^{\circ}C$ ($V_{DD} = 25$ Vdc, $V_{GS} = 10$ Vdc, $I_L(pk) = 7.0$ Apk, $L = 3.0$ mH, $V_{DS} = 60$ Vdc)	E _{AS}	74	mJ
Thermal Resistance - Junction-to-Ambient (Note 1) - Junction-to-Ambient (Note 2)	$R_{ heta JA} \ R_{ heta JA}$	72.3 114	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	ô

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1. When surface mounted to an FR4 board using 1" pad size, 1 oz. (Cu. Area 1.127 sq in).
- 2. When surface mounted to an FR4 board using minimum recommended pad size, 2-2.4 oz. (Cu. Area 0.272 sq in).




ON Semiconductor®


http://onsemi.com

3.0 A, 60 V $R_{DS(on)} = 110 \text{ m}\Omega$

N-Channel







= Assembly Location WW = Work Week

= Specific Device Code = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTF3055-100T1	SOT-223	1000/Tape & Reel
NTF3055-100T1G	SOT-223 (Pb-Free)	1000/Tape & Reel
NTF3055-100T3	SOT-223	4000/Tape & Reel
NTF3055-100T3G	SOT-223 (Pb-Free)	4000/Tape & Reel
NTF3055-100T3LF	SOT-223	4000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Preferred devices are recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Charac	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS		•	•	•		
Drain-to-Source Breakdown Voltage $(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{Adc})$ Temperature Coefficient (Positive)	V _{(BR)DSS}	60 -	68 66	- -	Vdc mV/°C	
Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 0 \text{ Vdc})$	I _{DSS}	- -	- -	1.0 10	μAdc	
Gate-Body Leakage Current ($V_{GS} = \pm 20 \text{ Vdc}$, $V_{DS} = 0 \text{ Vdc}$)	I _{GSS}	_	-	± 100	nAdc	
ON CHARACTERISTICS (Note 3)		-				
Gate Threshold Voltage (Note 3) $(V_{DS} = V_{GS}, I_D = 250 \mu\text{Adc})$ Threshold Temperature Coefficient (N	V _{GS(th)}	2.0	3.0 6.6	4.0 -	Vdc mV/°C	
Static Drain-to-Source On-Resistan (V _{GS} = 10 Vdc, I _D = 1.5 Adc)	R _{DS(on)}	-	88	110	mΩ	
Static Drain-to-Source On-Resistan (V_{GS} = 10 Vdc, I_D = 3.0 Adc) (V_{GS} = 10 Vdc, I_D = 1.5 Adc, T_J =	V _{DS(on)}	_	0.27 0.24	0.40	Vdc	
Forward Transconductance (Note 3) (V _{DS} = 8.0 Vdc, I _D = 1.7 Adc)	9 _{fs}	-	3.2	-	Mhos	
DYNAMIC CHARACTERISTICS			•	•		
Input Capacitance		C _{iss}	-	324	455	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz})$	C _{oss}	-	35	50	
Transfer Capacitance		C _{rss}	-	110	155	
SWITCHING CHARACTERISTIC	S (Note 4)					
Turn-On Delay Time		t _{d(on)}	_	9.4	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 3.0 \text{ Adc},$	t _r	-	14	30	
Turn-Off Delay Time	V_{GS} = 10 Vdc, R _G = 9.1 Ω) (Note 3)	t _{d(off)}	-	21	45	1
Fall Time		t _f	-	13	30	
Gate Charge		Q _T	-	10.6	6 22	nC
	$(V_{DS} = 48 \text{ Vdc}, I_D = 3.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$ (Note 3)	Q ₁	-	1.9	-	
	, , , , ,	Q_2	-	4.2	-	
SOURCE-DRAIN DIODE CHARA	ACTERISTICS					
Forward On-Voltage		V _{SD}	_ _	0.89 0.74	1.0	Vdc
Reverse Recovery Time		t _{rr}	-	30	-	ns
	(I _S = 3.0 Adc, V _{GS} = 0 Vdc,	t _a	-	22	-	1
	$dI_S/dt = 100 \text{ A/}\mu\text{s}) \text{ (Note 3)}$	t _b	-	8.6	-	
Reverse Recovery Stored Charge	1	Q _{RR}	-	0.04	-	μC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
 Switching characteristics are independent of operating junction temperatures.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage





Figure 4. On-Resistance versus Drain Current and Gate Voltage



Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature





Figure 13. Thermal Response

PACKAGE DIMENSIONS

SOT-223 (TO-261) CASE 318E-04

ISSUE L



- 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.


	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.50	1.63	1.75	0.060	0.064	0.068
A1	0.02	0.06	0.10	0.001	0.002	0.004
b	0.60	0.75	0.89	0.024	0.030	0.035
b1	2.90	3.06	3.20	0.115	0.121	0.126
С	0.24	0.29	0.35	0.009	0.012	0.014
D	6.30	6.50	6.70	0.249	0.256	0.263
E	3.30	3.50	3.70	0.130	0.138	0.145
е	2.20	2.30	2.40	0.087	0.091	0.094
e1	0.85	0.94	1.05	0.033	0.037	0.041
L1	1.50	1.75	2.00	0.060	0.069	0.078
HE	6.70	7.00	7.30	0.264	0.276	0.287
θ	0°	_	10°	0°	-	10°

STYLE 3: PIN 1. GATE

2. DRAIN

SOURCE DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and ware registered traderlanks of semiconduction. Components industries, EC (SCILLC) solicit eservices the right to finate changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specificalized so vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative