NM27LV010 1,048,576-Bit (128k x 8) Low Voltage EPROM

General Description

The NM27LV010 is a high performance Low Voltage Electrically Programmable Read Only Memory. It is manufactured using National's latest 0.8μ CMOS split gate AMGTM EPROM technology. This technology allows the part to operate at speeds as fast as 150 ns over industrial temperatures $(-40^{\circ}\text{C to} + 85^{\circ}\text{C}).$

This Low Voltage and Low Power EPROM is designed with power sensitive hand held and portable battery products in mind. This allows for code storage of firmware for applications like notebook computers, palm top computers, cellular phones, and HDD.


Small outline packages are just as critical to portable applications as Low Voltage and Low Power. National Semiconductor has foreseen this need and provides windowed LCC for prototyping and software development, PLCC for production runs, and TSOP for PC board sensitive applications.

The NM27LV010 is one member of National's growing Low Voltage product Family.

Features

- 3.0V to 3.6V operation
- 150 ns access time
- Low current operation
 - 8 mA I_{CC} active current @ 5 MHz (typ.)
- 20 μA I_{CC} standby current @ 5 MHz (typ.)
 Ultra low power operation
- Uttra low power operation
- 66 μW standby power @ 3.3V
 50 mW active power @ 3.3V
- Surface mount package options
 - 32-pin TSOP
 - 32-pin PLCC

Block Diagram



TL/D/11377~1


1-99

http://www.national.com

■ 650%%26 0075372 TT4 ■

Connection Diagrams

PLCC and CLCC Pin Configuration




Commercial Temperature Range (0°C to \pm 70°C) $V_{CC} = 3.3 \pm 0.3$

| Parameter/Order Number | Access Time (ns) |
|------------------------|------------------|
| NM27LV010 C, V, T 150 | 150 |
| NM27LV010 C, V, T 200 | 200 |
| NM27LV010 C, V, T 250 | 250 |

Pin Names

| A0-A16 | Addresses |
|-----------------|--------------------------|
| CE | Chip Enable |
| ŌĒ | Output Enable |
| 00-07 | Outputs |
| PGM | Program |
| XX | Don't Care (During Read) |
| V _{PP} | Programming Voltage |

TSOP Pin Configuration



Industrial Temperature Range (-40° C to $+85^{\circ}$ C) V_{CC} = 3.3 ± 0.3

| ACC - 3.3 T 0.3 | | | | | | | | |
|------------------------|------------------|--|--|--|--|--|--|--|
| Parameter/Order Number | Access Time (ns) | | | | | | | |
| NM27LV010CE, VE, TE | 150 | | | | | | | |
| NM27LV010CE, VE, TE | 200 | | | | | | | |
| NM27LV010CE, VE, TE | 250 | | | | | | | |

Note: Surface mount PLCC available for commercial and extended temperature ranges only.

Package Types: NM27LV010 C, V, T

C = Quartz-Windowed LCC Package

V = PLCC

T = TSOP

- · All packages conform to the JEDEC standard.
- All versions are guaranteed to function for slower speeds.
- Consult the NSC Sales office on new released products and packages.
- Consult the NSC representative for custom products for your specific application.

http://www.national.com

1-100

6501126 0075373 930 📟

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +150°C

All Input Voltages except A9 with Respect to Ground (Note 10)

-0.6V to +7V

V_{PP} and A9 with Respect to Ground

-0.6V to +14V

Operating Range

Temperature

-40°C to +85°C

0°C to +70°C

Vcc

3.3V

3.3V

Tolerance

±0.3V

±0.3V

Range

Commercial

Industrial

V_{CC} Supply Voltage with

Respect to Ground **ESD Protection**

-0.6V to +7V>2000V

All Output Voltages with

Respect to Ground (Note 10)

 $V_{CC} + 1.0V$ to GND - 0.6V

DC Electrical Characteristics Over Operating Range with Vpp = VCC

| Symbol | Parameter | Test Condition | ons | Min | Max | Units |
|------------------|--|---|---|-----------------------|-----------------------|-------|
| V _{IL} | Input Low Level | | | -0.3 | 0.7 | ٧ |
| V _{iH} | Input High Level | | | 2.0 | V _{CC} + 0.3 | ٧ |
| V _{OL1} | Output Low Voltage (TTL) | $I_{OL} = 2.0 \text{ mA}$ | | | 0.4 | V |
| V _{OH1} | Output High Voltage (TTL) | I _{OH} = -2.0 mA | | 2.4 | | ٧ |
| V _{OL2} | Output Low Voltage | I _{OL} = 100 μA | | | 0.2 | ٧ |
| V _{OH2} | Output High Voltage (CMOS) | $I_{OH} = -100 \mu A$ | | V _{CC} - 0.3 | | |
| I _{SB1} | V _{CC} Standby Current (CMOS) | $\overline{\text{CE}} = V_{\text{CC}} \pm 0.3V$ | | | 50 | μΑ |
| I _{SB2} | V _{CC} Standby Current(TTL) | CE = VIH | | | 100 | μΑ |
| Icc | V _{CC} Active Current | $\overline{CE} = \overline{OE} = V_{IL},$ $I/O = 0 \mu A$ | $\overline{CE} = \overline{OE} = V_{IL},$ f = 5 MHz | | | mA |
| l _{PP} | V _{PP} Supply Current | $V_{PP} = V_{CC}$ | | | 10 | μΑ |
| V_{PP} | V _{PP} Read Voltage | | | V _{CC} - 0.7 | Vcc | ٧ |
| ILI | input Load Current | $V_{IN} = 3.0V \text{ or GND}$ | | | 1 | μА |
| ILO | Output Leakage Current | V _{OUT} = 3.0V or GND | | -1 | 10 | μА |

AC Electrical Characteristics Over Operating Range with VPP = VCC

| Symbol | Parameter | 150 | | 200 | | 2 | Units | |
|-----------------------------|--|-----|-----|-----|-----|-----|-------|--------|
| | . arameter | Min | Max | Min | Max | Min | Max | Julius |
| tACC | Address to Output Delay | | 150 | | 200 | | 250 | |
| t _{CE} | CE to Output Delay | | 150 | | 200 | | 250 | |
| t _{OE} | OE to Output Delay | | 65 | | 70 | | 75 | |
| t _{DF} (Note 2) | Output Disable to Output Float | | 50 | | 50 | | 50 | ns |
| t _{OH} (Note 2) | Output Hold from Addresses, CE or OE, Whichever Occurred First | 0 | | 0 | | 0 | | |

1-101

http://www.national.com

Capacitance $T_A = +25^{\circ}C$, 1 = 1 MHz (Note 2)

| Symbol | Parameter | Conditions | Тур | Max | Units |
|------------------|--------------------|-----------------------|-----|-----|-------|
| C _{IN} | Input Capacitance | $V_{IN} = 0V$ | 9 | 15 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 12 | 15 | pF |

AC Test Conditions

Output Load

1 TTL Gate and

Timing Measurement Reference Level

 $C_1 = 100 pF (Note 8)$ Inputs ≤5 ns

0.8V and 2V


Outputs

0.8V and 2V

Input Rise and Fall Times Input Pulse Levels

0.45V to 2.4V

AC Waveforms (Notes 6, 7, and 9)



TI /D/11377_3

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operations sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3: $\overline{\text{OE}}$ may be delayed up to $t_{ACC}-t_{CE}$ after the falling edge of $\overline{\text{CE}}$ without impacting t_{ACC} .

Note 4: The $t_{\mbox{\footnotesize{DF}}}$ and $t_{\mbox{\footnotesize{CF}}}$ compare level is determined as follows:

High to TRI-STATE®, the measured V_{OH1} (DC) - 0.10V;

Low to TRI-STATE, the measured V_{OL1} (DC) $\,+\,$ 0.10V.

Note 5: TRI-STATE may be attained using $\overline{\text{OE}}$ or $\overline{\text{CE}}$.

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.2 μ F ceramic capacitor be used on every device between V_{CC} and GND.

Note 7: The outputs must be restricted to $V_{CC} + 1.0V$ to avoid latch-up and device damage.

Note 8: 1 TTL Gate: $I_{OL} = 1.6$ mA, $I_{OH} = -400 \mu A$.

CL: 100 pF includes fixture capacitance.

Note 9: VPP may be connected to VCC except during programming.


Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max.

http://www.national.com

1-102

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|------------------|--|---|------|-------|------|-------|
| l _{AS} | Address Setup Time | | 1 | | | μs |
| toes | OE Setup Time | | 1 | | | μs |
| t _{CES} | CE Setup Time | | 1 | | | μs |
| t _{DS} | Data Setup Time | | 1 | | | μs |
| t _{VPS} | V _{PP} Setup Time | | 1 | | | μs |
| t _{VCS} | V _{CC} Setup Time | | 1 | | | μs |
| t _{AH} | Address Hold Time | | 0 | | | μs |
| t _{DH} | Data Hold Time | | 1 | | | μs |
| t _{DF} | Output Enable to Output Float Delay | CE/PGM = V _{IL} | 0 | | 60 | ns |
| t _{PW} | Program Pulse Width | | 95 | 100 | 105 | μs |
| toE | Data Valid from OE | $\overline{CE}/\overline{PGM} = V_{IL}$ | | | 100 | ns |
| Ірр | V _{PP} Supply Current during Programming Pulse | Œ/PGM = V _{IL} | | | 20 | mA |
| Icc | V _{CC} Supply Current | | | | 20 | mA |
| TA | Temperature Ambient | | 20 | 25 | 30 | °C |
| V _{CC} | Power Supply Voltage | | 6.0 | 6.25 | 6.5 | V |
| V _{PP} | Programming Supply Voltage | | 12.5 | 12.75 | 13.0 | V |
| t _{FR} | Input Rise, Fall Time | | 5 | | | ns |
| V _{IL} | Input Low Voltage | | | 0.0 | 0.45 | ٧ |
| V _{tH} | Input High Voltage | | 2.4 | 4.0 | | V |
| t _{IN} | Input Timing Reference Voltage | | 0.8 | | 2.0 | V |
| tout | Output Timing Reference Voltage | | 0.8 | | 2.0 | V |

Programming Waveform (Note 3)



TL/D/11377-4

Note 1: National's standard product warranty applies to devices programmed to specifications described herein.

Note 2: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}. The EPROM must not be inserted into or removed from a board with voltage applied to V_{PP} or V_{CC}.


Note 3: The maximum absolute allowable voltage which may be applied to the V_{PP} pin during programming is 14V. Care must be taken when switching the V_{PP} supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 μF capacitor is required across V_{PP}, V_{CC} to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings.

Note 5: During power up the PGM pin must be brought high (≥ V_{IH}) either coincident with or before power is applied to V_{PP}.

1-103

http://www.national.com



Functional Description

DEVICE OPERATION

The six modes of operation of the EPROM are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are V_{CC} and $V_{PP}.$ The V_{PP} power supply must be at 12.75V during the three programming modes, and must be at 3.3V in the other three modes. The V_{CC} power supply must be at 6.25V during the three programming modes, and at 3.3V in the other three modes.

Read Mode

The EPROM has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least t_{ACC} – t_{OE} .

Standby Mode

The EPROM has a standby mode which reduces the active power dissipation by over 99%, from 50 mW to 66 μ W. The EPROM is placed in the standby mode by applying a CMOS high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{DE}}$ input.

Output Disable

The EPROM is placed in output disable by applying a TTL high signal to the $\overline{\text{OE}}$ input. When in output disable all circuitry is enabled, except the outputs are in a high impedance state (TRI-STATE).

Output OR-Tying

Because the EPROM is usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not

To most efficiently use these two control lines, it is recommended that \overline{CE} be decoded and used as the primary device selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

Programming

CAUTION: Exceeding 14V on pin 1 (V_{PP}) will damage the EPROM.

Initially, and after each erasure, all bits of the EPROM are in the "1's" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The EPROM is in the programming mode when the V_{PP} power supply is at 12.75V and \overline{OE} is at V_{IH} . It is required that at least a 0.1 μF capacitor be placed across V_{PP} and V_{CC} to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, an active low, TTL program pulse is applied to the \overline{PGM} input. A program pulse must be applied at each address location to be programmed. The EPROM is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of 100 μ s pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100 μ s pulse.

The EPROM must not be programmed with a DC signal applied to the $\overline{\text{PGM}}$ input.

Programming multiple EPROM in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel EPROM may be connected together when they are programmed with the same data. A low level TTL pulse applied to the \overline{PGM} input programs the paralleled EPROM.

Program Inhibit

Programming multiple EPROM's in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs (including \overline{OE} and \overline{PGM}) of the parallel EPROM may be common. A TTL low level program pulse applied to an EPROM's \overline{PGM} input with \overline{CE} at V_{IL} and V_{PP} at 12.75V will program that EPROM. A TTL high level \overline{CE} input inhibits the other EPROM's from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with V_{PP} at 6.25V. V_{PP} must be at V_{CC} , except during programming and program verify.

AFTER PROGRAMMING

Opaque labels should be placed over the EPROM window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

MANUFACTURER'S IDENTIFICATION CODE

The EPROM has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The Manufacturer's Identification code, shown in Table II, specifically identifies the manufacturer and device type. The code for the NM27LV010 is "8F86", where "8F" designates that it is made by National Semiconductor, and "86" designates a 1 Megabit (128k x 8) part.

The code is accessed by applying 12V ± 0.5 V to address pin A9. Addresses A1–A8, A10–A16, and all control pins are held at V_{IL}. Address pin A0 is held at V_{IL} for the manufacturer's code, and held at V_{IH} for the device code. The code is read on the lower eight data pins, O0–07. Proper code access is only guaranteed at 25°C \pm 5°C.

1-105

http://www.national.com

| 6501126 0075378 412 |

Functional Description (Continued)

ERASURE CHARACTERISTICS

The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å-4000Å range.

The recommended erasure procedure for the EPROM is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 30W-sec/cm².

The EPROM should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the distance from the lamp (if distance is doubled the erasure time increases by factor of 4). Lamps lose intensity as they age. When a lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Program-

mers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer: the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V_{CC} transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

Mode Selection

The modes of operation of the NM27LV010 are listed in Table I. A single 3.3V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and A9 for device signature.

TABLE I. Modes Selection

| Pins | CE | ŌĒ | PGM | | ., | | |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|--|
| Mode |) CE | DE PGM | | V _{PP} | V _{CC} | Outputs | |
| Read | V _{IL} | V _{IL} | х | Vcc | 3.3V | D _{OUT} | |
| Output Disable | X (Note 1) | ViH | x | V _{CC} | 3.3V | High Z | |
| Standby | V _{IH} | Х | x | Vcc | 3.3V | High Z | |
| Programming | V _{IL} | V _{IH} | V _{IL} | 12.75V | 6.25V | D _{IN} | |
| Program Verify | V _{IL} | V _{IL} | ViH | 12.75V | 12.75V | D _{OUT} | |
| Program Inhibit | V _{IH} | V _{IH} | × | 12.75V | 6.25V | High Z | |

Note 1: X can be VIL or VIH.

TABLE II. Manufacturer's Identification Code

| Pins | A0 (12) | A9 (26) | 07 (21) | O6 (20) | O5 (19) | O4 (18) | | | O1 (14) | | Hex Data |
|-------------------|-----------------|------------|------------|------------|------------|------------|---|---|------------|---|-------------|
| Manufacturer Code | VIL | 12V | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8F |
| Device Code | V _{IH} | 12V | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 86 |

http://www.national.com

1-106

6501126 0075379 359 🖿