# SPECIFICATION

 Device Name
 : IGBT-IPM

 Type Name
 : 7MBP100TEA060

 Spec. No.
 : MS6M0601

This material and the information herein is the property of Fuji Electric Co. Ltd They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party, not used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.

Fuji Electric Co.,Ltd. Matsumoto Factory

	DATE	NAME	APPROVED		Fuji Electric Co.,Ltd.				
DRAWN	Jul-04-02	y. kusunoki					,		
CHECKED	Jul-4-102	nishwa	7, Fay dista	WG.NO.		MCCMACA1	1/22		
CHECKED		K. Yamada	/	DW		MS6M0601	1/23		
		Ţ					H04-004-07a		

# Revised Records


Date	Classi- fication	Ind.	Content	Applied date	Drawn	Check ed	Check ed	Appro ved
Jul-04-02	Enactment	_		Issued date	y. kosundij	nishim	K. Yamada	7. Tulkira
May. 10 2003	Revision	а	· Revision. Package outline addition, caution for design.		W. Notude	Aiduina	K. Yawak	7. Fujikina 7. Fujikina

This material and the information herein is the property of Fuji Electric Co., Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party, nor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.

Fuji Electric Co.,Ltd.

DWG.NO.

MS6M0601



# 2. Pin Descriptions

### Main circuit

Symbol	Description
Р	Positive input supply voltage.
U	Output (U).
V	Output (V).
W	Output (W).
N	Negative input supply voltage.
В	Collector terminal of Brake IGBT.

### Control circuit

Symbol	Description
GNDU	High side ground (U).
ALMU	Alarm signal output (U).
VinU	Logic input for IGBT gate drive (U).
VccU	High side supply voltage (U).
GNDV	High side ground (V).
ALMV	Alarm signal output (V).
VinV	Logic input for IGBT gate drive (V).
VccV	High side supply voltage (V).
GNDW	High side ground (W).
ALMW	Alarm signal output (W).
VinW	Logic input for IGBT gate drive (W).
VccW	High side supply voltage (W).
GND	Low side ground.
Vcc	Low side supply voltage.
VinDB	Logic input for Brake IGBT gate drive.
VinX	Logic input for IGBT gate drive (X).
VinY	Logic input for IGBT gate drive (Y).
VinZ	Logic input for IGBT gate drive (Z).
ALM	Low side alarm signal output.

This material and the information herein is the property of Fuji Electric Co.Ltd. They shall be neither reproduced, copied. lent. or disclosed in any way whatsoever for the use of any third party,nor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.

Fuji Electric Co.,Ltd.

WG. NO.

MS6M0601

3. Block Diagram VccU VinU Pre-Driver ALMU RALM 1.5k vz 🛚 GNDU Oυ VccV VinV Pre-Driver ALMV RALM 1.5k vz 🖾 **О** v **GNDV** VccW VinW Pre-Driver ALMW RALM 1.5k vz 🗠 **GNDW** This material and the information herein is the property of Fuji Electric Co.Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd. Vcc VinX Pre-Driver vz 🛱 GND VinY Pre-Driver vz 🔼 VinZ Pre-Driver Ов VinDB Pre-Driver ALMRALM 1.5k vz ∑ O N Pre-drivers include following functions 1.Amplifier for driver 2.Short circuit protection 3.Under voltage lockout circuit 4. Over current protection 5.IGBT chip over heating protection DWG.NO. Fuji Electric Co.,Ltd. MS6M0601 5/23

 $\Pi U V - U U V - U \mathcal{J}$ 

# This material was more managed by the property of the first of disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.

### 4 . Absolute Maximum Ratings

Tc = 25unless otherwise specified.

	Items		Symbol	Min.	Max.	Units
		DC	VDC	0	450	V
Bu	s Voltage	Surge	VDC(surge)	0	500	V
(b	etween terminal P and N)	Shortoperating	Vsc	200	400	V
Co	llector-Emitter Voltage *1		Vces	0	600	V
L		DC	lc		100	Α
Inverte	Collector Current	1ms	Icp		200	Α
l N		Duty72.3% *2	-lc	VDC         0         450         N           C(surge)         0         500         N           Vsc         200         400         N           Vces         0         600         N           Ic         100         A           Ic         100         A           Ic         50         A           Ic         50         A           Ic         100         A           Ic         50         A           Ic         100         A           IF         50         A           Pc         198         V           Vcc         -0.5         Vcc+0.5         N           Vin         -0.5         Vcc+0.5         N           In         3         m           Value         N         N           In         20         m           Talm         20         m           Topr         -20         100           Topr         -20         100           Topr         -40         125           Tsol         AC2500         N	Α	
	Collector Power Dissipation	One transistor *3	Pc		347	W
	Colloctor Current	nt 1ms Icp 100	Α			
ake	Collector Current	1ms	Icp		100	Α
P	Forward Current of Diode		IF		50	Α
	Collector Power Dissipation	One transistor *3	Pc		198	W
Su	oply Voltage of Pre-Driver *4		Vcc	-0.5	20	V
Inp	ut Signal Voltage *5		Vin	-0.5	Vcc+0.5	V
Inp	ut Signal Current		lin		3	mA
Ala	rm Signal Voltage *6		VALM	-0.5	Vcc	V
Ala	rm Signal Current *7		IAM		20	mA
Jur	nction Temperature		Tj		150	
Ор	erating Case Temperature		Topr	-20	100	
Sto	orage Temperature		Tstg	-40	125	
Sol	Solder Temperature *8		Tsol		260	
Iso	lating Voltage		Vice		A C 2500	V
(Te	erminal to base, 50/60Hz sine v	vave 1min.)	VISU		AC2500	V
Scı	rew Torque	Mounting (M5)			3.5	Nm

### Note

- \*1 : Vces shall be applied to the input voltage between terminal P and U or V or W or DB, N and U or V or W or DB
- \*2 : 125 /FWD Rth(j-c)/(lc × VF MAX)=125/0.665/(100 × 2.6) × 100=72.3%
- \*3 : Pc=125 /IGBT Rth(j-c)=125/0.36=347W [Inverter] Pc=125 /IGBT Rth(j-c)=125/0.63=198W [Break]
- \*4: VCC shall be applied to the input voltage between terminal No.4 and 1, 8 and 5, 12 and 9, 14 and 13
- \*5: Vin shall be applied to the input voltage between terminal No.3 and 1, 7 and 5, 11 and 9, 16,17,18 and 13.
- \*6: VALM shall be applied to the voltage between terminal No.2 and 1, No6 and 5, No10 and 9, No.19 and 13.
- \*7: IALM shall be applied to the input current to terminal No.2,6,10 and 19.
- \*8: Immersion time  $10 \pm 1 sec.$

MS6M0601

, Vcc = 15V unless otherwise specified.

### 5.1 Main circuit

	Item	Symbol	Conditi	ions	Min.	Тур.	Max.	Units
	Collector Current at off signal input	ICES	Vce = 600V Vin terminal op	VCE = 600V Vin terminal open.		-	1.0	mA
Inverter	Collector-Emitter	V05 ( )	Tc = 100A	Terminal	-	-	2.3	V
Inve	saturation voltage	VCE(sat)	1C = 100A	Chip	-	1.8	-	V
	Forward voltage of	\ /F	Ta = 400 A	Terminal	-	-	2.6	V
	FWD	VF	-Ic = 100A	Chip	-	1.6	-	V
	Collector Current at off signal input	ICES	Vce = 600V Vin terminal op	en.	-	-	1.0	mA
Brake	Collector-Emitter		Ic = 50A	Terminal	-	-	2.2	V
Bra	saturation voltage	VCE(sat)		Chip	-	1.75	-	V
	Forward voltage of		T - 50A	Terminal	-	-	3.3	V
	Diode	VF	-Ic =50A	Chip	-	1.9	-	V
Tu	rn-on time	ton	VDC = 300V, Tj	=125	1.2	-	-	
Tu	rn-off time	toff	Ic = 100A Fig.	1 , Fig.6	-	-	3.6	
Re	verse recovery time	trr	VDC = 300V, Tj		-	-	0.3	us
En	aximum Avalanche ergy non-repetition)	Pav	internal wiring inductance = Main circuit wir inductance =	ring	100	-	-	mJ

### 5.2 Control circuit

Item	Symbol	Conditions	Min.	Тур.	Max.	Units
Supply current of P-side pre-driver (one unit)	Ісср	Switching Frequency: 0 ~ 15kHz	-	-	18	mA
Supply current of N-side pre-driver	Iccn	Tc = -20 ~ 125 Fig.7	-	-	65	mA
Innut circul throubold voltage	Vin(th)	ON	1.00	1.35	1.70	\/
Input signal threshold voltage		OFF	1.25	1.60	1.95	V
Input Zener Voltage	Vz	Rin = 20k	-	8.0	-	V
Alarm Signal Hold Time		Tc = -20 Fig.2	1.1	-	-	ms
	tALM	Tc = 25 Fig.2	-	2.0	-	ms
		Tc = 125 Fig.2	-	-	4.0	ms
Current Limit Resistor	RALM	Alarm terminal	1425	1500	1575	

Fuji Electric Co.,Ltd.

MS6M0601

7/23

H04-004-03

This material and the information herein is the property of Fuji Electric Co.Ltd.They shall be neither reproduced, copied. lent. or disclosed in any way whatsoever for the use of any third party,nor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.

(a)

Item	Symbol	Conditions	Min.	Тур.	Max.	Units
Over Current Protection Level of		T: 405	150	-	-	Α
Inverter circuit	laa	Tj=125				
Over Current Protection Level of	loc	T: 405	75	-	-	Α
Brake circuit		Tj=125				
Over Current Protection Delay time	tdoc	Tj=125	-	5	-	us
SC Protection Delay time	tsc	Tj=125 Fig.4	ı	-	8	us
IGBT Chips Over Heating	Tiou	Surface of	450			
Protection Temperature Level	TjOH	IGBT Chips	150	-	-	
Over Heating Protection Hysteresis	TjH		1	20	-	
Under Voltage Protection Level	VUV		11.0	-	12.5	V
Under Voltage Protection Hysteresis	VH		0.2	0.5	-	

# **6.** Thermal Characteristics (Tc = 25)

Item			Symbol	Min.	Тур.	Max.	Units
Junction to Case Thermal Resistance *9	Inverter	IGBT	Rth(j-c)	ı	ı	0.36	-
		FWD	Rth(j-c)	ı	ı	0.665	
	Brake	IGBT	Rth(j-c)	ı	ı	0.63	/W
Case to Fin Thermal Resistance with Compound			Rth(c-f)	-	0.05	-	

Noise Immunity (Vdc=300V, Vcc=15V, Test Circuit Fig 5.)

Item	Conditions		Тур.	Max.	Units
Common mode rectangular noise	Pulse width 1us,polarity ±,10 minuets Judge: no over-current, no miss operating	± 2.0 -		1	kV
Common mode lightning surge	Rise time 1.2us, Fall time 50us Interval 20s, 10 times Judge: no over-current, no miss operating	± 5.0	1	ı	kV

### 8. Recommended Operating Conditions

Item	Symbol	Min.	Тур.	Max.	Units
DC Bus Voltage	VDC	ı	ı	400	V
Power Supply Voltage of Pre-Driver	Vcc	13.5	15.0	16.5	V
Screw Torque (M5)	-	2.5	-	3.0	Nm

### 9. Weight

Item	Symbol	Min.	Тур.	Max.	Units
Weight	Wt	-	270	-	g

<sup>\*9: (</sup>For 1device , Case is under the device )

Fuji Electric Co.,Ltd.

WG.NO

MS6M0601





Figure 1. Switching Time Waveform Definitions



Fault: Over-current, Over-heat or Under-voltage

Figure 2. Input/Output Timing Diagram

Necessary conditions for alarm reset (refer to to in figure 2.)

This represents the case when a failure-causing Fault lasts for a period more than tALM. The alarm resets when the input Vin is OFF and the Fault has disappeared.

This represents the case when the ON condition of the input Vin lasts for a period more than tALM. The alarm resets when the Vin turns OFF under no Fault conditions.

This represents the case when the Fault disappears and the Vin turns OFF within tALM. The alarm resets after lasting for a period of the specified time tALM.




Figure 3. Over-current Protection Timing Diagram

Period: When a collector current over the OC level flows and the OFF command is input within a period less than the trip delay time tdoc, the current is hard-interrupted and no alarm is output.

Period: When a collector current over the OC level flows for a period more than the trip delay time tdoc, the current is soft-interrupted. If this is detected at the lower arm IGBTs, an alarm is output.

Fuji Electric Co.,Ltd.

S MS

MS6M0601

Figure.4 Definition of tsc




Figure 5. Noise Test Circuit




Figure 6. Switching Characteristics Test Circuit




Figure 7. Icc Test Circuit

Fuji Electric Co.,Ltd.

DWG. NO. MS6M0601

10/23

H04-004-03

This material and the information herein is the property of Fuji Electric Co.Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.

### 10. Truth table

### 10.1 IGBT Control

The following table shows the IGBT ON/OFF status with respect to the input signal Vin. The IGBT turn-on when Vin is at "Low" level under no alarm condition.

Input (Vin)	Output (IGBT)		
Low	ON		
High	OFF		

### 10.2 Fault Detection

- (1) When a fault is detected at the high side, only the detected arm stops its output. At that time the IPM outputs detected arm's alarm.
- (2) When a fault is detected at the low side, all the lower arms stop their outputs and the IPM outputs an alarm of the low side.

	Fault	IGBT				Alarm Output			
	Fauit	U-phase	V-phase	W-phase	Low side	ALM-U	ALM-V	ALM-W	ALM
High side U-phase	OC	OFF	*	*	*	L	Н	Н	Н
	UV	OFF	*	*	*	L	Н	Н	Н
o pridos	TjOH	OFF	*	*	*	L	Н	Н	Н
	OC	*	OFF	*	*	Н	L	Н	Н
High side V-phase	UV	*	OFF	*	*	Н	L	Н	Н
Pridoc	TjOH	*	OFF	*	*	Н	L	Н	Н
	OC	*	*	OFF	*	Н	Н	L	Н
High side W-phase	UV	*	*	OFF	*	Н	Н	L	Н
	TjOH	*	*	OFF	*	Н	Н	L	Н
Low side	OC	*	*	*	OFF	Н	Н	Н	L
	UV	*	*	*	OFF	Н	Н	Н	L
	TjOH	*	*	*	OFF	Н	Н	Н	L

<sup>\*:</sup> Depend on input logic.

### 11. Cautions for design and application

- 1. Trace routing layout should be designed with particular attention to least stray capacity between the primary and secondary sides of optical isolators by minimizing the wiring length between the optical isolators and the IPM input terminals as possible. フォトカプラとエPMの入力端子間の配線は極力短くし、フォトカプラの一次側と二次側の浮遊容量を小さくした パターンレイアウトにして下さい。
- 2. Mount a capacitor between Vcc and GND of each high-speed optical isolator as close to as possible. 高速フォトカプラの Vcc-GND 間に、コンデンサを出来るだけ近接して取り付けて下され
- 3. For the high-speed optical isolator, use high-CMR type one with tpHL, tpLH 0.8μs. 高速フォトカプラは tpHL,tpLH 0.8us, 高 CMR タイプをご使用ください。
- 4. For the alarm output circuit, use low-speed type optical isolators with CTR 100%. アラーム出力回路は、低速フォトカプラ CTR 100%のタイプをご使用ください。
- 5. For the control power Vcc, use four power supplies isolated each. And they should be designed to reduce the voltage variations.

制御電源 Vcc は 絶縁された4電源を使用してください。また、電圧変動を抑えた設計として下さい。

- 6. Suppress surge voltages as possible by reducing the inductance between the DC bus P and N, and connecting some capacitors between the P and N terminals
  P-N 間の直流母線は出来るだけ低インダクタンス化し、P-N 端子間にコンデンサを接続するなどしてサージ
  - 電圧を低減して下さい。

Fuji Electric Co.,Ltd.

7. To prevent noise intrusion from the AC lines, connect a capacitor of some 4700pF between the three-phase lines each and the ground.

AC ラインからのノイズ侵入を防ぐために、3相各線・アース間に4700pF程のコンデンサを接続して下さい

- 8. At the external circuit, never connect the control terminal GNDU to the main terminal U-phase, GNDV to V-phase, GNDW to W-phase, and GND to N-phase. Otherwise, malfunctions may be caused.
  - 制御端子 GNDUと主端子U相、制御端子 GNDVと主端子V相、制御端子 GNDWと主端子W相 制御端子 GNDと主端子Nを外部回路で接続しないで下さい。誤動作の原因になります。
- 9. Take note that an optical isolator's response to the primary input signal becomes slow if a capacitor is connected between the input terminal and GND.

入力端子-GND 間にコンデンサを接続すると、フォトカプラー次側入力信号に対する応答時間が長くなりますのでご注意ください。

MS6M0601

10. Taking the used isolator's CTR into account, design with a sufficient allowance to decide the primary forward current of the optical isolator.

フォトカプラの一次側電流は お使いのフォトカプラの CTR を考慮し十分に余裕をもった設計にして下さい。


Apply thermal compound to the surfaces between the IPM and its heat sink to reduce the thermal contact resistance.

接触熱抵抗を小さくするために、IPMとヒートシンクの間にサーマルコンパウンド塗布して下さい。

12. Finish the heat sink surface within roughness of 10µm and flatness (camber) between screw positions of 0 to +100 µm. If the flatness is minus, the heat radiation becomes worse due to a gap between the heat sink and the IPM. And, if the flatness is over

 $+100\mu m$ , there is a danger that the IPM copper base may be deformed and this may cause a dielectric breakdown.

ヒートシンク表面の仕上げは、粗さ 10um 以下、ネジ位置間 での平坦度(反り)は 0~100um として下さい。 平坦度がマ イナスの場合、ヒートシンクと IPM の間に隙間ができ放熱が 悪化します。また、平坦度が + 100um 以上の場合IPMの銅 ペースが変形し絶縁破壊を起こす危険性があります。



13. This product is designed on the assumption that it applies to a servo use. Sufficient examination is required when applying to a general purpose inverter or converter use. Please contact Fuji Electric Co.,Ltd if you would like to applying to general purpose inverter or converter use.

本製品は、サーボ用途への適用を前提に設計されております。汎用インバータやコンバータ用途へ適用される 場合は、十分な検討が必要です。もし、汎用インバータやコンバータへ適用される場合は御連絡ください。

14. Please see the Fuji IGBT-IPM R SERIES APPLICATION MANUAL a and Fuji IGBT MODULES N SERIES APPLICATION MANUALa.


『富士 IGBT-IPM R シリーズ アプリケーションマニュアル』及び『GBT モシュール N シリーズ アプリケーションマニュ アル』を御参照ください。


(a) 15. There is thermal interference between nearby power devices, because the Econo IPM is a compact package. Therefore you measure the case temperature just under the IGBTchips that showed in report MT6M04545, and estimate the chip temperature.

Econo IPM はパッケージの小型化のため、パワー素子の熱干渉が考えられます。

その為 チップ温度推定は必ず MT6M04545 に示すチップ直下のケース温度を測定して行って下さい。

MS6M0601





(a)In case of use of High side alarm 上ア-ムアラ-ム使用の場合

(b) In case of no use of High side alarm 上ア-ムアラ-ム不使用の場合

### 13. Package and Marking 梱包仕様

Please see the MT6M04140 that is packing specification of IPM.

IPM梱包仕様 MT6M04140 をご参照ください。

## 14. Cautions for storage and transportation 保管、運搬上の注意

- Store the modules at the normal temperature and humidity (5 to 35°C, 45 to 75%). 常温常湿(5~35、45~75%)で保存して下さい。
- · Avoid a sudden change in ambient temperature to prevent condensation on the module surfaces. モジュールの表面が結露しないよう、急激な温度変化を避けて下さい。
- Avoid places where corrosive gas generates or much dust exists. 腐食性ガスの発生場所、粉塵の多い場所は避けて下さい。
- Store the module terminals under unprocessed conditions モジュールの端子は未加工の状態で保管すること。.
- Avoid physical shock or falls during the transportation. 運搬時に衝撃を与えたり落下させないで下さい。

### 15. Scope of application 適用範囲

This specification is applied to the IGBT-IPM (type: 7MBP100TEA060). 本仕様書は、IGBT-IPM (型式:7MBP100TEA060)に適用する。

1 6 . Based safety standards 準拠安全規格 UL1557

Fuji Electric Co.,Ltd.

MS6M0601

### 17. Characteristics 17-1. Control Circuit Characteristics (Respresentative) Power supply current vs. Switching frequency Tc=125°C Input signal threshold voltage vs. Power supply voltage -- Tj=125℃ 50 Input signal threshold voltage (III) 3 Power supply current : lcc Vin(off) 40 : Vin(on), Vin(off) 30 20 Vcc=17V Vcc=15V 0.5 10 0 0 0 25 18 12 13 14 15 16 Switching frequency: fsw (kHz) Power supply voltage: Vcc (V) Under voltage hysterisis vs. Jnction temperature Under voltage vs. Junction temperature € 50.8 12 €10 hysterisis : Under voltage : VUVT 8 Under voltage h 7.0°7 6 2 0 0 20 40 60 80 100 120 140 20 40 60 80 100 120 Junction temperature : Tj (℃) Junction temperature : Tj (°C) Over heating characteristics TjOH, TjH vs. Vcc Alarm hold time vs. Power supply voltage 3 200 2. (mSec) ္ပ T jOH Tc=100°C Over heating protection : TjOH OH hysterisis : TjH (°C) 05 05 06 2 Alarm hold time: tALM 2 2 2 2 2 2 Tc=25°C ΤjΗ 0 0 12 13 14 15 16 17 18 12 13 14 15 16 17 Power supply voltage: Vcc (V) Power supply voltage : Vcc (V) MS6M0601 Fuji Electric Co.,Ltd. 15/23


This material and the information herein is the property of Fuji Electric Co. Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party, nor used for the manufacturing purposes without the express written consent of Fuji Electric Co. Ltd.

### 17-2. Main Circuit Characteristics (Representative) Collector current vs. Collector-Emitter voltage Collector current vs. Collector-Emitter voltage Tj=25°C (Terminal) Tj=25°C (Chip) 120 ₹00 ₹100 Vcc=17 ပ <u>..</u> 80 .. 80 =13V Current 09 Current 60 Collector 050 Collector 20 0 0 0 0.5 1.5 2 2.5 0. 5 2 2. 5 Collector-Emitter voltage : Vce Collector-Emitter voltage: Vce Collector current vs. Collector-Emitter voltage $Tj{=}125^{\circ}\text{C\,(Chip)}$ Collector current vs. Collector-Emitter voltage Tj=125°C(Terminal) 120 Vcc=15V Vcc=15V ₹100 ₹00 Vcc=17V <del>..</del> 80 <del>..</del> 80 Current 09 Collector Current 70 70 70 70 70 Collector 05 05 06 0 0 0.5 1.5 2 2. 5 3 0.5 1.5 2 2. 5 3 0 Collector-Emitter voltage : Vce Collector-Emitter voltage: Vce Forward current vs. Forward voltage Forward current vs. Forward voltage (Chip) (Terminal) 150 150 125°C 125°C € € 25°C <u>--</u>100 <u><del>-</del></u>100 Forward Current : Forward Current 0 0 0.5 1.5 2 2.5 0 0.5 1, 5 2 2. 5 0 1 Forward voltage: Vf (V) Forward voltage : Vf(V)

Fuji Electric Co.,Ltd.


This material and the information herein is the property of Fuji Electric Co., Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party, nor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.


MS6M0601




This material and the information herein is the property of Fuji Electric Co. Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any

This material and the information herein is the property of Fuji Electric Co. Ltd They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party, nor used for the manufacturing purposes without the express written consent of Fuji Electric Co. Ltd.








Forward current: IF(A)


Fuji Electric Co.,Ltd.


MS6M0601

# 17-3. Dynamic Brake Characteristics (Respresentative)


Collector current vs. Collector-Emitter voltage Tj=25°C













This material and the information herein is the property of Fuji Electric Co., Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party, nor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.

Reversed biased safe operating area Vcc=15V,Tj≦125°C



### Power derating for IGBT (per device)



Fuji Electric Co.,Ltd.

MS6M0601

<u>a</u>

# 18-1. Reliability Test Items

Reference norms Number Accept-Test cate-EIAJ Test items Test methods and conditions of ance ED-4701 gories sample number  $(1:\overline{0})$ 1 Terminal strength Pull force 20 N (main terminal) Test Method 401 5 端子強度 10 N (control terminal) Method (Pull test) : 10 ±1 sec. Test time 2 Mounting Strength : 2.5 ~ 3.5 N·m (M5) Test Method 402 5  $(1:\overline{0})$ Screw torque 締付け強度 Test time : 10 ±1 sec. method Vibration : 10 ~ 500 Hz Test Method 403 5 Range of frequency (1:0) 振動 : 15 min. Condition code B Sweeping time Acceleration : 100 m/s<sup>2</sup> **Mechanical Tests** Sweeping direction : Each X,Y,Z axis Test time : 6 hr. (2hr./direction) 4 Shock Test Method 404 Maximum acceleration: 5000 m/s2 (1:0)衝擊 Pulse width Condition code B 1.0 ms Direction : Each X.Y.Z axis Test time : 3 times/direction 5 Solderabitlity Solder temp. : 235 ±5 Test Method 303 (1:0)はんだ付け性 : 5.0 ±0.5 sec. Immersion duration Condition code A : 1 time Test time Each terminal should be Immersed in solder within 1~1.5mm from the body. : 260 ±5 6 Resistance to Test Method 302 5 (1:0)Solder temp. : 10 ±1sec. soldering heat Immersion time Condition code A はんだ耐熱性 Test time : 1 time Each terminal should be Immersed in solder within 1~1.5mm from the body. : 125 ±5 1 High temperature Test Method 201 5 (1:0)Storage temp. : 1000 hr. storage 高温保存 Test duration : -40 ±5 (1:0)Test Method 202 5 Low temperature Storage temp. storage 低温保存 Test duration : 1000 hr. : 85 ±2 Test Method 103 5 (1:0)Temperature Storage temp : 85 ±5% humidity storage Test code C Relative humidity : 1000hr. 高温高湿保存 Test duration 4 Unsaturated : 120 ±2 Test Method 103 (1:0)5 Test temp. Test code F pressure cooker Atmospheric pressure : 1.7x10<sup>5</sup> Pa Environment Tests プレッシャークッカー : 85 ±5% Test humidity Test duration : 96 hr. 5 Temperature Test Method 105 (1:0) Test temp. : Minimum storage temp. -40 ±5 5 cycle Maximum storage temp. 125 ±5 Normal temp. 温度サイクル Dwell time : Tmin ~ T<sub>N</sub> ~ Tmax ~ T<sub>N</sub> 1hr. 0.5hr. 1hr. 0.5hr. Number of cycles : 100 cycles (1:0) 6 Thermal shock Test Method 307 : High temp. side 100<sup>-5</sup> 熱衝擊 Test temp. method Condition code A Low temp. side 0 -0 Fluid used : Pure water (running water) Dipping time : 5 min. par each temp. Transfer time : 10 sec.

This material and the information herein is the property of Fuji Electric Co., Ltd. They shall be neither reproduced, copied, lent, or disclosed in any way whatsoever for the use of any third party, nor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.

Fuji Electric Co.,Ltd.

Number of cycles

: 10 cycles

OW. NO

MS6M0601

20/23

### (a)

# **18-2.**Reliability Test Items

Test cate- gories	Test items	Tes	Reference norms EIAJ ED-4701	Number of sample	ance number	
sts	1 High temperature reverse bias 高温逆パイアス	Test temp.  Bias Voltage Bias Method  Test duration	: Ta = 125 ±5 (Tj 150 ) : VC = 0.8×VCES : Applied DC voltage to C-E Vcc = 15V : 1000 hr.	Test Method 101	5	(1:0)
Endurance Tests	2 Temperature humidity bias 高温高湿パイアス	Test temp. Relative humidity Bias Voltage Bias Method Test duration	<ul> <li>: 85 ±2</li> <li>: 85 ±5 %</li> <li>: VC = 0.8×VCES</li> <li>Vcc = 15V</li> <li>: Applied DC voltage to C-E</li> <li>: 1000 hr.</li> </ul>	Test Method 102 Condition code C	5	(1:0)
	3 Intermitted operating life (Power cycle) 断続動作	ON time OFF time Test temp. Number of cycles	<ul> <li>: 2 sec.</li> <li>: 18 sec.</li> <li>: ΔTj=100 ±5deg</li> <li>Tj 150 , Ta=25 ±5</li> <li>: 15000 cycles</li> </ul>	Test Method 106	5	(1:0)

### 19. Failure Criteria

Item	Characteristic		Symbol	Failure criteria		Unit
				Lower limit	Upper limit	
Electrical	Leakage current		ICES	-	USL×2.0	mA
characteristic	Saturation voltage Forward voltage		VCE(sat)	-	USL×1.2	V
電気的特性			VF	-	USL×1.2	V
	Thermal	IGBT	Rth(j-c)	-	USL×1.2	/W
	resistance	FWD	Rth(j-c)	-	USL×1.2	/W
	Over Current Protection Alarm signal hold time		loc	LSL×0.8	USL×1.2	Α
			tALM	LSL×0.8	USL×1.2	ms
Isolation voltage		Viso	Broken insulation		-	
Visual	Visual inspection					
inspection	_Peeling		-	The visual sample		-
外観検査	Plating					
	Land the ot	hers				

LSL: Lower specified limit. USL: Upper specified limit.

Note: Each parameter measurement read-outs shall be made after stabilizing the components at room ambient for 2 hours minimum, 24 hours maximum after removal from the tests. And in case of the wetting tests, for example, moisture resistance tests, each component shall be made wipe or dry completely before the measurement.

This material and the information herein is the property of Fuji Electric Co.Ltd.They shall be neither reproduced, copied. lent, or disclosed in any way whatsoever for the use of any third partynor used for the manufacturing purposes without the express written consent of Fuji Electric Co., Ltd.

Fuji Electric Co.,Ltd.

. NO. NO

MS6M0601

21/23

1/23 |

あります。

### Warnings

- 1. This product shall be used within its absolute maximum rating (voltage, current, and temperature). This product may be broken in case of using beyond the ratings. 製品の絶対最大定格(電圧,電流,温度等)の範囲内で御使用下さい。絶対最大定格を超えて使用すると、素 子が破壊する場合があります。
- 2. Connect adequate fuse or protector of circuit between three-phase line and this product to prevent the equipment from causing secondary destruction. 万一の不慮の事故で素子が破壊した場合を考慮し、商用電源と本製品の間に適切な容量のヒューズ 又はブレーカーを必ず付けて2次破壊を防いでください。
- 3. When studying the device at a normal turn-off action, make sure that working paths of the turn-off voltage and current are within the RBSOA specification. And, when studying the device duty at a short-circuit current non-repetitive interruption, make sure that the paths are also within the avalanche proof(PAV) specification which is calculated from the snubber inductance, the IPM inner inductance and the turn-off current. In case of use of IGBT-IPM over these specifications, it might be possible to be broken. 通常のターンオフ動作における素子責務の検討の際には、ターンオフ電圧・電流の動作軌跡が RBSOA 仕様内にあることを確認して下さい。また、非繰返しの短絡電流遮断における素子責務の検討に際して は、スナバーインダクタンスとIPM内部インダクタンス及びターンオフ電流から算出されるアバランシェ耐 量(PAV)仕様内である事を確認して下さい。これらの仕様を越えて使用すると、素子が破壊する場合が
- 4. Use this product after realizing enough working on environment and considering of product's reliability life. This product may be broken before target life of the system in case of using beyond the product's reliability life. 製品の使用環境を十分に把握し、製品の信頼性寿命が満足できるか検討の上、本製品を適用して下さ い。製品の信頼性寿命を超えて使用した場合、装置の目標寿命より前に素子が破壊する場合がありま す。
- 5. If the product had been used in the environment with acid, organic matter, and corrosive gas (For example: hydrogen sulfide, sulfurous acid gas), the product's performance and appearance can not be ensured easily.
  - 酸・有機物・腐食性ガス(硫化水素,亜硫酸ガス等)を含む環境下で使用された場合、製品機能・外観 などの保証は致しかねます。
- 6. Use the product within the power cycle curve (Technical Rep.No.: MT6M4057) 本製品は、パワーサイクル寿命カーブ以下で使用下さい(技術資料 No.: MT6M4057)

MS6M0601

- 7. Never add mechanical stress to deform the main or control terminal. The deformed terminal may cause poor contact problem.
  - 主端子及び制御端子に応力を与えて変形させないで下さい。 端子の変形により、接触不良などを引き起こす場合があります。
- 8. If excessive static electricity is applied to the control terminals, the devices can be broken. Implement some countermeasures against static electricity. 制御端子に過大な静電気が印加された場合、素子が破壊する場合があります。取り扱い時は静電気対策を実施して下さい。

### Caution

1. Fuji Electric is constantly making every endeavor to improve the product quality and reliability. However, semiconductor products may rarely happen to fail or malfunction. To prevent accidents causing injury or death, damage to property like by fire, and other social damage resulted from a failure or malfunction of the Fuji Electric semiconductor products, take some measures to keep safety such as redundant design, spread-fire-preventive design, and malfunction-protective design.

富士電機は絶えず製品の品質と信頼性の向上に努めています。しかし、半導体製品は故障が発生した以、誤動作する場合があります。富士電機製半導体製品の故障または誤動作が、結果として人身事故・火災等による財産に対する損害や社会的な損害を起こさないように冗長設計・延焼防止設計・誤動作防止設計など安全確保のための手段を講じて下さい。

- 2. The application examples described in this specification only explain typical ones that used the Fuji Electric products. This specification never ensure to enforce the industrial property and other rights, nor license the enforcement rights.
  - 本仕様書に記載してある応用例は 富士電機製品を使用した代表的な応用例を説明するものであり、本仕書によって工業所有権、その他権利の実施に対する保障または実施権の許諾を行うものではありません。
- 3. The product described in this specification is not designed nor made for being applied to the equipment or systems used under life-threatening situations. When you consider applying the product of this specification to particular used, such as vehicle-mounted units, shipboard equipment, aerospace equipment, medical devices, atomic control systems and submarine relaying equipment or systems, please apply after confirmation of this product to be satisfied about system construction and required reliability.

本仕様書に記載された製品は、人命にかかわるような状況下で使用される機器あるいはシステムに用いられることを目的として設計・製造されたものではありません。本仕様書の製品を車両機器、船舶、航空宇宙、医療機器、原子力制御、海底中継機器あるいはシステムなど、特殊用途へのご利用をご検討の際は、システム構成及び要求品質に満足することをご確認の上、ご利用下さい。

If there is any unclear matter in this specification, please contact Fuji Electric Co.,Ltd.

ON G. NO