



Integrated Device Technology, Inc.

64K x 16 32K x 16 CMOS DUAL-PORT STATIC RAM MODULE

PRELIMINARY
IDT7MB1006
IDT7MB1008

FEATURES

- High density 1M/512K CMOS dual-port static RAM module
- Fast access times: 25ns (max.)
- Fully asynchronous read/write operation from either port
- Easy to expand data bus width to 32 bits or more using the master/slave function
- Separate upper and lower byte control
- On-chip port arbitration logic
- $\overline{INT}$ flag for port-to-port communication and $\overline{BUSY}$ flag for maintaining data coherency
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted PQFP (plastic quad flatpack) components on a 132-pin FR-4 QIP (Quad In-line Package)
- Single 5V ($\pm 10\%$) power supply
- Input/outputs directly TTL compatible

PIN CONFIGURATION (1)

GND	1	67	GND	GND	132	66	GND
M/S	2	68	GND	GND	131	65	GND
Vcc	3	69	Vcc	Vcc	130	64	Vcc
L_BUSY(0)	4	70	L_INT	R_BUSY(0)	129	63	R_INT
L_A(0)	5	71	L_A(1)	R_A(0)	128	62	R_A(1)
L_A(2)	6	72	L_A(3)	R_A(2)	127	61	R_A(3)
L_A(4)	7	73	L_A(5)	R_A(4)	126	60	R_A(5)
GND	8	74	GND	GND	125	59	GND
L_A(6)	9	75	L_A(7)	R_A(6)	124	58	R_A(7)
L_A(8)	10	76	L_A(9)	R_A(8)	123	57	R_A(9)
L_BUSY(4)	11	77	L_BUSY(1)	R_BUSY(4)	122	56	R_BUSY(1)
L_A(10)	12	78	L_A(11)	R_A(10)	121	55	R_A(11)
L_A(12)	13	79	L_A(13)	R_A(12)	120	54	R_A(13)
L_A(14)	14	80	L_A(15)	R_A(14)	119	53	R_A(15)
L_LB	15	81	L_UB	R_LB	118	52	R_UB
L_BUSY(2)	16	82	L_BUSY(5)	R_BUSY(2)	117	51	R_BUSY(5)
GND	17	83	GND	GND	116	50	GND
Vcc	18	84	Vcc	Vcc	115	49	Vcc
L_CS	19	85	L_SEM	R_CS	114	48	R_SEM
L_R/W	20	86	L_OE	R_R/W	113	47	R_OE
L_I/O(0)	21	87	L_I/O(1)	R_I/O(0)	112	46	R_I/O(1)
L_I/O(2)	22	88	L_I/O(3)	R_I/O(2)	111	45	R_I/O(3)
L_BUSY(6)	23	89	L_BUSY(3)	R_BUSY(6)	110	44	R_BUSY(3)
L_I/O(4)	24	90	L_I/O(5)	R_I/O(4)	109	43	R_I/O(5)
L_I/O(6)	25	91	L_I/O(7)	R_I/O(6)	108	42	R_I/O(7)
GND	26	92	GND	GND	107	41	GND
L_I/O(8)	27	93	L_I/O(9)	R_I/O(8)	106	40	R_I/O(9)
L_I/O(10)	28	94	L_I/O(11)	R_I/O(10)	105	39	R_I/O(11)
L_I/O(12)	29	95	L_I/O(13)	R_I/O(12)	104	38	R_I/O(13)
L_I/O(14)	30	96	L_I/O(15)	R_I/O(14)	103	37	R_I/O(15)
Vcc	31	97	Vcc	Vcc	102	36	Vcc
L_BUSY(7)	32	98	GND	R_BUSY(7)	101	35	GND
GND	33	99	GND	GND	100	34	GND

QIP
TOP VIEW

2803 drw 01

NOTES:

1. For the IDT7MB1008 (32K x 16) version, Pins 53 & 80 must be connected to GND for proper operation of the module.

DESCRIPTION:

The IDT7MB1006/1008 is a 64K x 16/32K x 16 high-speed CMOS dual-port static RAM module constructed on a multi-layer epoxy laminate (FR-4) substrate using eight IDT7025 (8K x 16) dual-port RAMs or depopulated using only four IDT7025 dual-port RAMs. The IDT7MB1006/1008 module is designed to be used as stand-alone dual-port RAM or as a combination master/slave dual-port RAM for 32-bit or wide word systems. Using the IDT master/slave approach in such system applications results in full-speed, error-free operation without the need for additional discrete logic.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via additional control signals $\overline{SEM}$ and $\overline{INT}$. $\overline{BUSY}$ flags are provided to maintain data coherency between ports.

The IDT7MB1006/1008 module is packaged on a FR-4 132-pin QIP (Quad In-line Package) with dimensions of only 3.51" x 1.61" x 0.31". Maximum access times as fast as 25ns are available over the commercial temperature range.

All inputs and outputs of the IDT7MB1006/1008 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

PIN NAMES

Left Port	Right Port	Description
L_A (0-15)	R_A (0-15)	Address Inputs
L_I/O (0-15)	R_I/O (0-15)	Data Inputs/Outputs
L_R/W	R_R/W	Read/Write Enables
L_CS	R_CS	Chip Select
L_OE	R_OE	Output Enable
L_BUSY (0-7)	R_BUSY (0-7)	Busy Flags
L_INT	R_INT	Interrupt Flag
L_SEM	R_SEM	Semaphore Control
M/S		Master/Slave Control
Vcc		Power
GND		Ground

2903 tbi 01

CEMOS is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

©1992 Integrated Device Technology, Inc.


APRIL 1992

DSC-7049/3


1-8-1

FUNCTIONAL BLOCK DIAGRAM

7MB1006



7MB1008



7

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2803 tbl 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	-	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	V

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

2803 tbl 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE:

2803 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Test Conditions	7MB1006/8 Max.	Unit
CIN1	Input Capacitance (CS, BUSY, SEM, INT)	VIN = 0V	15/15	pF
CIN2	Input Capacitance (Data, Address, All Other Controls)	VIN = 0V	100/60	pF
COUT	Output Capacitance (Data)	VOUT = 0V	100/ 60	pF

NOTE:

2803 tbl 05

1. This parameter is guaranteed by design but not tested.

DC ELECTRICAL CHARACTERISTICS

(Vcc=5.0V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	Test Conditions	IDT7MB1006		IDT7MB1008		Unit
			Min.	Max.	Min.	Max.	
Icc2	Dynamic Operating Current (Both Ports Active)	Vcc = Max., CS ≤ VIL, SEM ≥ VIH Outputs Open, f = fMAX	—	960	—	680	mA
Icc1	Dynamic Operating Current (One Port Active)	Vcc = Max., L_CS or R_CS ≥ VIH, Outputs Open, f = fMAX	—	760	—	480	mA
ISB1	Standby Supply Current (TTL Levels)	Vcc = Max., L_CS and R_CS ≥ VIH Outputs Open, f = fMAX L_SEM and R_SEM ≥ Vcc - 0.2V	—	565	—	285	mA
ISB2	Full Standby Supply Current (CMOS Levels)	L_CS and R_CS ≥ Vcc - 0.2V VIN > Vcc - 0.2V or < 0.2V L_SEM and R_SEM ≥ Vcc - 0.2V	—	125	—	65	mA

2803 tbl 06

DC ELECTRICAL CHARACTERISTICS

(VCC=5.0V ± 10%, TA = 0°C to +70°C)


Symbol	Parameter	Test Conditions	IDT7MB1006		IDT7MB1008		Unit
			Min.	Max.	Min.	Max.	
ILI	Input Leakage (Address & Other Controls)	VCC = Max. VIN = GND to VCC	—	80	—	40	μA
ILI	Input Leakage (Data, $\overline{CS}$, $\overline{BUSY}$, $\overline{SEM}$, $\overline{INT}$)	VCC = Max. VIN = GND to VCC	—	10	—	10	μA
ILO	Output Leakage (Data)	VCC = Max. $\overline{CS} \geq V_{IH}$, VOUT = GND to VCC	—	80	—	40	μA
VOL	Output Low Voltage	VCC = Min. IOL = 4mA	—	0.4	—	0.4	V
VOH	Output High Voltage	VCC = Min. IOH = -4mA	2.4	—	2.4	—	V

2803 tbl 07

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2803 tbl 08



2803 drw 04

Figure 1. Output Load



2803 drw 05

Figure 2. Output Load
(for tCLZ, tCHZ, tOLZ, tOHZ, tWHZ, tOW)

*Including scope and jig.

7-8-4

AC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ± 10%, TA = 0°C to +70°C)

		7MB1006SxxK or 7MB1008SxxK								
		-25 ⁽⁶⁾		-30 ⁽⁶⁾		-35		-40		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle										
t _{RC}	Read Cycle Time	25	—	30	—	35	—	40	—	ns
t _{AA}	Address Access Time	—	25	—	30	—	35	—	40	ns
t _{ACS} ⁽²⁾	Chip Select Access Time	—	25	—	30	—	35	—	40	ns
t _{OE}	Output Enable Access Time	—	13	—	15	—	20	—	25	ns
t _{OH}	Output Hold From Address Change	3	—	3	—	3	—	3	—	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low Z	3	—	3	—	3	—	3	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High Z	—	18	—	20	—	20	—	20	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low Z	3	—	3	—	3	—	3	—	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High Z	—	18	—	20	—	20	—	20	ns
t _{PU} ⁽¹⁾	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Disable to Power Down Time	—	50	—	50	—	50	—	50	ns
t _{SOP}	SEM Flag Update Pulse ($\overline{OE}$ or $\overline{SEM}$)	12	—	12	—	15	—	15	—	ns
Write Cycle										
t _{WC}	Write Cycle Time	25	—	30	—	35	—	40	—	ns
t _{EW} ⁽²⁾	Chip Select to End of Write	20	—	25	—	30	—	35	—	ns
t _{AW}	Address Valid to End of Write	20	—	25	—	30	—	35	—	ns
t _{AS1} ⁽³⁾	Address Set-up to Write Pulse Time	5	—	5	—	5	—	5	—	ns
t _{AS2}	Address Set-up to $\overline{CS}$ Time	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	20	—	25	—	30	—	35	—	ns
t _{WR} ⁽⁴⁾	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t _{DW}	Data Valid to End of Write	15	—	20	—	25	—	30	—	ns
t _{DH} ⁽⁴⁾	Data Hold Time	0	—	0	—	0	—	0	—	ns
t _{CHZ} ⁽¹⁾	Output Disable to Output in High Z	—	18	—	20	—	20	—	20	ns
t _{WHZ} ⁽¹⁾	Write Disable to Output in High Z	—	18	—	20	—	20	—	20	ns
t _{OW} ^(1, 4)	Output Active from End of Write	0	—	0	—	0	—	0	—	ns
t _{SWRD}	SEM Flag Write to Read Time	10	—	13	—	15	—	15	—	ns
t _{SPS}	SEM Flag Contention Window	10	—	13	—	15	—	15	—	ns

NOTES:

2803 tbl 09

1. This parameter is guaranteed by design but not tested.
2. To access RAM $\overline{CS} \leq V_{IL}$ and $\overline{SEM} \geq V_{IH}$. To access semaphore, $\overline{CS} \geq V_{IH}$ and $\overline{SEM} \leq V_{IL}$.
3. t_{AS1} = 0 if R/W is asserted low simultaneously with or after the $\overline{CS}$ low transition.
4. For $\overline{CS}$ controlled write cycles, t_{WR} = 5ns, t_{DH} = 5ns, t_{OW} = 5ns.
5. Preliminary specifications only.

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	7MB1006SxxK or 7MB1008SxxK						Unit
		-50		-65		-80		
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	50	—	65	—	80	—	ns
t _{AA}	Address Access Time	—	50	—	65	—	80	ns
t _{ACS} ⁽²⁾	Chip Select Access Time	—	50	—	65	—	80	ns
t _{OE}	Output Enable Access Time	—	30	—	35	—	40	ns
t _{OH}	Output Hold From Address Change	3	—	3	—	3	—	ns
t _{OLZ} ⁽¹⁾	Chip Select to Output in Low Z	3	—	3	—	3	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High Z	—	25	—	30	—	35	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low Z	3	—	3	—	3	—	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High Z	—	25	—	30	—	35	ns
t _{PU} ⁽¹⁾	Chip Select to Power Up Time	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Disable to Power Down Time	—	50	—	50	—	50	ns
t _{SOP}	SEM Flag Update Pulse (OE or SEM)	15	—	20	—	20	—	ns
t _{WC}	Write Cycle Time	50	—	65	—	80	—	ns
t _{CW} ⁽²⁾	Chip Select to End of Write	40	—	50	—	55	—	ns
t _{AW}	Address Valid to End of Write	40	—	50	—	55	—	ns
t _{AS1} ⁽³⁾	Address Set-up to Write Pulse Time	5	—	5	—	5	—	ns
t _{AS2}	Address Set-up to CS Time	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	40	—	45	—	50	—	ns
t _{WR} ⁽⁴⁾	Write Recovery Time	0	—	0	—	0	—	ns
t _{DW}	Data Valid to End of Write	35	—	40	—	45	—	ns
t _{DH} ⁽⁴⁾	Data Hold Time	0	—	0	—	0	—	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High Z	—	25	—	30	—	35	ns
t _{WHZ} ⁽¹⁾	Write Disable to Output in High Z	—	25	—	30	—	35	ns
t _{OW} ^(1, 4)	Output Active from End of Write	0	—	0	—	0	—	ns
t _{SWRD}	SEM Flag Write to Read Time	15	—	15	—	15	—	ns
t _{SPS}	SEM Flag Contention Window	15	—	15	—	15	—	ns

NOTES:

1. This parameter is guaranteed by design but not tested.
2. To access RAM $\overline{CS} \leq V_{IL}$ and $\overline{SEM} \geq V_{IH}$. To access semaphore, $\overline{CS} \geq V_{IH}$ and $\overline{SEM} \leq V_{IL}$.
3. t_{AS1} = 0 if R/W is asserted low simultaneously with or after the $\overline{CS}$ low transition.
4. For $\overline{CS}$ controlled write cycles, t_{WR} = 5ns, t_{DH} = 5ns, t_{OW} = 5ns.

2803 tbl 10

7

7-8-6

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameters	-25 ⁽¹¹⁾		-30 ⁽¹¹⁾		-35		-40		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
BUSY Cycle - MASTER MODE ⁽³⁾										
tBAA	BUSY Access Time from Address	—	25	—	30	—	35	—	40	ns
tBDA	BUSY Disable Time from Address	—	20	—	25	—	30	—	35	ns
tBAC	BUSY Access Time to Chip Select	—	20	—	25	—	30	—	35	ns
tBDC	BUSY Disable Time to Chip Select	—	20	—	25	—	30	—	30	ns
tAPS ⁽⁶⁾	Arbitration Priority Set-up Time	5	—	5	—	5	—	5	—	ns
tBDD	BUSY Disable to Valid Time	—	Note 9	—	Note 9	—	Note 9	—	Note 9	ns
BUSY Cycle - Slave Mode ⁽⁴⁾										
tWB ⁽⁷⁾	Write to BUSY Input	0	—	0	—	0	—	0	—	ns
tWH ⁽⁸⁾	Write Hold After BUSY	15	—	20	—	25	—	25	—	ns
Port-to-Port Delay Timing										
tWDD ⁽⁵⁾	Write Pulse to Data Delay	—	50	—	55	—	60	—	65	ns
tDDD ⁽⁵⁾	Write Data Valid to Read Data Valid	—	35	—	40	—	45	—	50	ns
Interrupt Timing										
tAS ⁽¹⁰⁾	Address Set-up Time	5	—	5	—	5	—	5	—	ns
tWR ⁽¹⁰⁾	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	20	—	25	—	30	—	35	ns
tINR	Interrupt Reset Time	—	20	—	25	—	30	—	35	ns

NOTES:

2803 tbl 11

1. This parameter is guaranteed by design but not tested.
2. To access RAM, $\overline{CS} \leq V_{IL}$ and $\overline{SEM} \geq V_{IH}$. To access semaphore, $\overline{CS} \geq V_{IH}$ and $\overline{SEM} \leq V_{IL}$.
3. When the module is being used in the Master Mode ($M/\overline{S} \geq V_{IH}$).
4. When the module is being used in the Slave Mode ($M/\overline{S} \leq V_{IL}$).
5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
6. To ensure that the earlier of the two ports wins.
7. To ensure that the write cycle is inhibited during contention.
8. To ensure that a write cycle is completed after contention.
9. t_{BDD} is a calculated parameter and is the greater of 0, t_{WDD} - t_{WP} (actual), or t_{DDD} - t_{WP} (actual).
10. If $\overline{CS}$ is used to control interrupt, then t_{AS}=0 and t_{WR}=5ns.
11. Preliminary specifications only.

AC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ± 10%, TA = 0°C to +70°C)


Symbol		Parameters		-50		-65		-80		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
BUSY Cycle - MASTER MODE ⁽³⁾										
tBAA	BUSY Access Time from Address	—	50	—	55	—	55	ns		
tBDA	BUSY Disable Time from Address	—	45	—	45	—	45	ns		
tBAC	BUSY Access Time to Chip Select	—	45	—	50	—	55	ns		
tBDC	BUSY Disable Time to Chip Select	—	40	—	45	—	45	ns		
tAPS ⁽⁶⁾	Arbitration Priority Set-up Time	5	—	5	—	5	—	ns		
tBDD	BUSY Disable to Valid Time	—	Note 9	—	Note 9	—	Note 9	ns		
BUSY Cycle - Slave Mode ⁽⁴⁾										
tWB ⁽⁷⁾	Write to BUSY Input	0	—	0	—	0	—	ns		
tWH ⁽⁸⁾	Write Hold After BUSY	25	—	30	—	30	—	ns		
Port-to-Port Delay Timing										
tWDD ⁽⁵⁾	Write Pulse to Data Delay	—	70	—	85	—	95	ns		
tDDD ⁽⁵⁾	Write Data Valid to Read Data Valid	—	55	—	70	—	80	ns		
Interrupt Timing										
tAS ⁽¹⁰⁾	Address Set-up Time	5	—	5	—	5	—	ns		
tWR ⁽¹⁰⁾	Write Recovery Time	0	—	0	—	0	—	ns		
tINS	Interrupt Set Time	—	45	—	45	—	55	ns		
tINR	Interrupt Reset Time	—	45	—	45	—	55	ns		

NOTES:


1. This parameter is guaranteed by design but not tested.
2. To access RAM, $\overline{CS} \leq V_{IL}$ and $\overline{SEM} \geq V_{IH}$. To access semaphore, $\overline{CS} \geq V_{IH}$ and $\overline{SEM} \leq V_{IL}$.
3. When the module is being used in the Master Mode ($M/\overline{S} \geq V_{IH}$).
4. When the module is being used in the Slave Mode ($M/\overline{S} \leq V_{IL}$).
5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
6. To ensure that the earlier of the two ports wins.
7. To ensure that the write cycle is inhibited during contention.
8. To ensure that a write cycle is completed after contention.
9. tBDD is a calculated parameter and is the greater of 0, tWDD - tWP (actual), or tDDD - tWP (actual).
10. If $\overline{CS}$ is used to control interrupt, then tAS=0 and tWR=5ns.

2803 tbl 12

7

TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE)^(1,2,4)

TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE)^(1,3,5)




2803 drw 07

NOTES:

1. $R/\overline{W}$ is High for Read Cycles
2. Device is continuously enabled, $\overline{CS}$ = Low, $\overline{UB}$ or $\overline{LB}$ = Low. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{CS}$ transition low.
4. $\overline{OE}$ = Low.
5. To access RAM, $\overline{CS}$ = Low, $\overline{UB}$ or $\overline{LB}$ = Low, $\overline{SEM}$ = H. To access semaphore, $\overline{CS}$ = H and $\overline{SEM}$ = Low.
6. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF READ CYCLE NO. 3 ($\overline{UB}$ OR $\overline{LB}$ CONTROLLED TIMING)^(1,3,4,5)




2803 drw 08

NOTES:

1. $R/\overline{W}$ is High for Read Cycles
2. Device is continuously enabled, $\overline{CS}$ = Low, $\overline{UB}$ or $\overline{LB}$ = Low. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{CS}$ transition low.
4. $\overline{OE}$ = Low.
5. To access RAM, $\overline{CS}$ = Low, $\overline{UB}$ or $\overline{LB}$ = Low, $\overline{SEM}$ = H. To access semaphore, $\overline{CS}$ = H and $\overline{SEM}$ = Low.
6. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{R/\overline{W}}$ CONTROLLED TIMING)^(1,3,5,8)




NOTES:

1. $\overline{R/\overline{W}}$ is High for Read Cycles
2. Device is continuously enabled. $\overline{CS} = \text{Low}$, $\overline{UB}$ or $\overline{LB} = \text{Low}$. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{CS}$ transition low.
4. $\overline{OE} = \text{Low}$.
5. To access RAM, $\overline{CS} = \text{Low}$, $\overline{UB}$ or $\overline{LB} = \text{Low}$, $\overline{SEM} = \text{H}$. To access semaphore, $\overline{CS} = \text{H}$ and $\overline{SEM} = \text{Low}$.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If $\overline{OE}$ is Low during a $\overline{R/\overline{W}}$ controlled write cycle, the write pulse width must be larger of tWP or $(tWZ + tOW)$ to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW . If $\overline{OE}$ is High during a $\overline{R/\overline{W}}$ controlled write cycle, this requirement does not apply and the write pulse width be as short as the specified tWP .
9. This parameter is guaranteed by design but not tested.

2803 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{CS}$, $\overline{UB}$, $\overline{LB}$ CONTROLLED TIMING)^(1,3,5,8)



NOTES:

1. $\overline{R/\overline{W}}$ must be high during all address transitions.
2. A write occurs during the overlap (tWP) of a Low $\overline{UB}$ or $\overline{LB}$ and a Low $\overline{CS}$ and a Low $\overline{R/\overline{W}}$ for memory array writing cycle.
3. tWR is measured from the earlier of $\overline{CS}$ or $\overline{R/\overline{W}}$ (or $\overline{SEM}$ or $\overline{R/\overline{W}}$) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{CS}$ or $\overline{SEM}$ low transition occurs simultaneously with or after the $\overline{R/\overline{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If $\overline{OE}$ is low during a $\overline{R/\overline{W}}$ controlled write cycle, the write pulse width must be the larger of tWP or $(tWZ + tOW)$ to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW . If $\overline{OE}$ is high during a $\overline{R/\overline{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP .
9. This parameter is guaranteed by design but not tested.

2803 drw 10

7

7-8-10

The timing diagram illustrates the sequence of events for a memory access cycle. The signals shown are:

- A0-A2:** Address bus. It shows two periods of "VALID ADDRESS".
- SEM:** Strobe Enable. It is active low, indicated by a downward arrow. It has a pulse during the first address valid period.
- DATA0:** Data bus. It shows "DATA IN VALID" during the first address valid period and "DATA OUT VALID" during the second address valid period.
- R/W:** Read/Write control signal. It is active low, indicated by a downward arrow. It is low during the first address valid period (write) and high during the second (read).
- OE:** Output Enable. It is active low, indicated by a downward arrow. It is low during the second address valid period.

Key timing parameters are labeled:

- tAA:** Address Validity Time (from start of first address valid to start of second).
- tOH:** Output Hold Time (from end of second address valid to end of OE low).
- tAW:** Address Validity Time (from start of first address valid to start of SEM pulse).
- tWR:** Write Enable Pulse Width (duration of SEM pulse).
- tACS:** Access Time (from end of SEM pulse to start of data out valid).
- tWP:** Write Pulse Width (duration of SEM pulse).
- tsOP:** Setup Time (from end of SEM pulse to start of data out valid).
- tdW:** Data Validity Time (duration of data in valid).
- tdH:** Data Hold Time (from end of data in valid to start of data out valid).
- tAS:** Address Setup Time (from start of first address valid to start of SEM pulse).
- tsWRD:** Setup Time (from end of data in valid to start of data out valid).
- toE:** Output Enable Pulse Width (duration of OE low).

The diagram is divided into a "WRITE CYCLE" (first address valid period) and a "READ CYCLE" (second address valid period).

2803 drw 11

1. $\overline{\text{CS}}$ = High for the duration of the above timing (both write and read cycle).

Timing diagram for the 74VHC163 4-bit counter, showing two sides (A and B) and their associated signals.

SIDE⁽²⁾ "A"

- A0A-A2A**: High signal, labeled **MATCH**.
- R/W_A**: Low signal, then rises.
- SEMA**: Low signal, then rises. The time interval between the rising edges of R/W_A and SEMA is labeled **tSPS**.


SIDE⁽²⁾ "B"

- A0B-A2B**: High signal, labeled **MATCH**.
- R/W_B**: Low signal, then rises.
- SEMA**: Low signal, then rises.

2803 drw 12

1. DOR = DOL = Low, $\overline{L_CS} = R_CS$ = High. Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from $R\overline{WA}$ or $SEMA$ going High to $R\overline{WB}$ or $SEMA$ going High.
4. If tSPS is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

TIMING WAVEFORM OF READ WITH $\overline{M/\overline{S}} \geq V_{IH}^{(2)}$




NOTES:

1. To ensure that the earlier of the two ports wins.
2. $\overline{L_CS} = \overline{R_CS} = \text{Low}$
3. $\overline{OE} = \text{Low}$ for the reading port.

2803 drw 13

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY ($\overline{M/\overline{S}} \leq V_{IL}^{(1,2)}$)



NOTES:

1. $\overline{BUSY}$ input equals High for the writing port.
2. $\overline{L_CS} = \overline{R_CS} = \text{Low}$

2803 drw 14

7


7-8-12

TIMING WAVEFORM OF WRITE WITH $\overline{M/\overline{S}} \leq V_{IL}$




2803 drw 15

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{CS}$ TIMING⁽¹⁾



2803 drw 16

WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾




2803 drw 17

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If tAPS is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

WAVEFORM OF INTERRUPT TIMING⁽¹⁾




2803 drw 18

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt Truth Table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable is de-asserted first.

7-8-13

WAVEFORM OF INTERRUPT TIMING⁽¹⁾



- NOTES:
1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
 2. See Interrupt Truth Table.
 3. Timing depends on which enable signal is asserted last.
 4. Timing depends on which enable is de-asserted first.

TRUTH TABLE I: NON-CONTENTION READ/WRITE CONTROL^(1, 2, 3)

Inputs ⁽¹⁾						Outputs		Mode
CS	R/W	OE	UB	LB	SEM	I/O8 - I/O15	I/O0 - I/O7	
H	X	X	X	X	H	Hi-Z	Hi-Z	Deselected: Power Down
X	X	X	H	H	H	Hi-Z	Hi-Z	Both Bytes Deselected
L	L	X	L	H	H	DATAin	Hi-Z	Write to Upper Byte Only
L	L	X	H	L	H	Hi-Z	DATAin	Write to Lower Byte Only
L	L	X	L	L	H	DATAin	DATAin	Write to Both Bytes
L	H	L	L	H	H	DATAout	Hi-Z	Read Upper Byte Only
L	H	L	H	L	H	Hi-Z	DATAout	Read Lower Byte Only
L	H	L	L	L	H	DATAout	DATAout	Read Both Bytes
X	X	H	X	X	X	Hi-Z	Hi-Z	Outputs Disabled

- NOTES:
1. A0L — A12 ≠ A0R — A12R

TRUTH TABLE II: SEMAPHORE READ/WRITE CONTROL

Inputs						Outputs		Mode
CS	R/W	OE	UB	LB	SEM	I/O8 - I/O15	I/O0 - I/O7	
H	H	L	X	X	L	DATAout	DATAout	Read Data in Semaphore Flag
X	H	L	H	H	L	DATAout	DATAout	Read Data in Semaphore Flag
H		X	X	X	L	DATAin	DATAin	Write D10 into Semaphore Flag
X		X	H	H	L	DATAin	DATAin	Write D10 into Semaphore Flag
L	X	X	L	X	L	—	—	Not Allowed
L	X	X	X	L	L	—	—	Not Allowed


- NOTES:
1. A0L — A12 ≠ A0R — A12R

INTERRUPT/BUSY FLAGS, DEPTH/WIDTH EXPANSION, MASTER/SLAVE CONTROL, SEMPAHORES

For more details regarding Interrupt/Busy flags, depth/width expansion, master/slave control, or semaphore operations, please consult the IDT7025 datasheet.

7


PACKAGE DIMENSIONS 7MB1006



2803 drw 20

7-8-15

PACKAGE DIMENSIONS
7MB1008



2803 drw 21