

# HB56D25609A/B-85A/10A/12A

262,144-Word × 9-Bit High Density Dynamic RAM Module

## DESCRIPTION

The HB56A25609 is a 256K × 9 dynamic RAM module, mounted two 1-Mbit DRAM (HM514256A) sealed in SOJ package and 256Kbit DRAM (HM51256) sealed in PLCC package. An outline of the HB56A25609 is 30-pin single in-line package having Lead types (HB56A25609A), Socket type (HB56A25609B). Therefore, the HB56A25609 makes high density mounting possible without surface mount technology. The HB56A25609 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath the each SOJ and PLCC.


## FEATURES

- 30-Pin Single In-Line Package
  - Lead Pitch ..... 2.54mm
- Single 5V (± 10%) Supply
- High Speed
  - Access Time ..... .85/100/120ns (max.)
- Low Power Dissipation
  - Active Mode ..... 1.11/0.94/0.79mW (max.)
  - Standby Mode ..... .33mW (max.)
- Fast Page Mode Capability
- 512 Refresh Cycle ..... 8ms
- 2 Variations of Refresh
  - RAS Only Refresh
  - CAS Before RAS Refresh
- TTL Compatible

## ORDERING INFORMATION

| Part No.        | Access Time | Package                   |
|-----------------|-------------|---------------------------|
| HB56D25609A-85A | 85ns        | 30 pin SIP<br>Lead Type   |
| HB56D25609A-10A | 100ns       |                           |
| HB56D25609A-12A | 120ns       |                           |
| HB56D25609B-85A | 85ns        | 30 pin SIP<br>Socket Type |
| HB56D25609B-10A | 100ns       |                           |
| HB56D25609B-12A | 120ns       |                           |

## PIN OUT




| Pin No. | Pin Name        | Pin No. | Pin Name        |
|---------|-----------------|---------|-----------------|
| 1       | V <sub>CC</sub> | 16      | DQ <sub>4</sub> |
| 2       | CAS             | 17      | A <sub>8</sub>  |
| 3       | DQ <sub>0</sub> | 18      | NC              |
| 4       | A <sub>0</sub>  | 19      | NC              |
| 5       | A <sub>1</sub>  | 20      | DQ <sub>5</sub> |
| 6       | DQ <sub>1</sub> | 21      | WE              |
| 7       | A <sub>2</sub>  | 22      | V <sub>SS</sub> |
| 8       | A <sub>3</sub>  | 23      | DQ <sub>6</sub> |
| 9       | V <sub>SS</sub> | 24      | NC              |
| 10      | DQ <sub>2</sub> | 25      | DQ <sub>7</sub> |
| 11      | A <sub>4</sub>  | 26      | PQ              |
| 12      | A <sub>5</sub>  | 27      | RAS             |
| 13      | DQ <sub>3</sub> | 28      | PCAS            |
| 14      | A <sub>6</sub>  | 29      | PD              |
| 15      | A <sub>7</sub>  | 30      | V <sub>CC</sub> |

## PIN DESCRIPTION

| Pin Name                          | Function              |
|-----------------------------------|-----------------------|
| A <sub>0</sub> ~ A <sub>8</sub>   | Address Input         |
| A <sub>0</sub> ~ A <sub>8</sub>   | Refresh Address Input |
| RAS                               | Row Address Strobe    |
| CAS, PCAS                         | Column Address Strobe |
| WE                                | Read/Write Enable     |
| DQ <sub>0</sub> ~ DQ <sub>7</sub> | Data-In/Data-Out      |
| PD                                | Data-In for Parity    |
| PQ                                | Data-Out for Parity   |
| V <sub>CC</sub>                   | Power Supply (+5V)    |
| V <sub>SS</sub>                   | Ground                |
| NC                                | Non-Connection        |



## ■ BLOCK DIAGRAM





## ■ ABSOLUTE MAXIMUM RATINGS

| Parameter                               | Symbol    | Value        | Unit |
|-----------------------------------------|-----------|--------------|------|
| Voltage on Any Pin Relative to $V_{SS}$ | $V_T$     | -1.0 to +7.0 | V    |
| Supply Voltage Relative to $V_{SS}$     | $V_{CC}$  | -1.0 to +7.0 | V    |
| Short Circuit Output Current            | $I_{out}$ | 50           | mA   |
| Power Dissipation                       | $P_T$     | 3            | W    |
| Operating Temperature                   | $T_{opr}$ | 0 to +70     | °C   |
| Storage Temperature                     | $T_{stg}$ | -55 to +125  | °C   |

## ■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ( $T_a = 0$  to +70°C)

| Parameter          | Symbol   | Min. | Typ. | Max. | Unit | Note |
|--------------------|----------|------|------|------|------|------|
| Supply Voltage     | $V_{SS}$ | 0    | 0    | 0    | V    |      |
|                    | $V_{CC}$ | 4.5  | 5.0  | 5.5  | V    | 1    |
| Input High Voltage | $V_{IH}$ | 2.4  | —    | 5.5  | V    | 1    |
| Input Low Voltage  | $V_{IL}$ | -1.0 | —    | 0.8  | V    | 1    |

NOTE: 1. All voltage referenced to  $V_{SS}$ .■ DC ELECTRICAL CHARACTERISTICS ( $T_a = 0$  to +70°C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ )

| Parameter                                                  | Symbol           | Test Conditions                                                                               | HB56D25609A/B |                 |      |                 |      |                 | Unit | Note |
|------------------------------------------------------------|------------------|-----------------------------------------------------------------------------------------------|---------------|-----------------|------|-----------------|------|-----------------|------|------|
|                                                            |                  |                                                                                               | -85A          |                 | -10A |                 | -12A |                 |      |      |
|                                                            |                  |                                                                                               | Min.          | Max.            | Min. | Max.            | Min. | Max.            |      |      |
| Operating Current                                          | I <sub>CC1</sub> | t <sub>RC</sub> = Min.                                                                        | —             | 202             | —    | 170             | —    | 144             | mA   | 1, 2 |
| Standby Current                                            | I <sub>CC2</sub> | TTL Interface $\overline{RAS}$ ,<br>CAS = V <sub>IH</sub> ,<br>D <sub>OUT</sub> = High-Z      | —             | 6               | —    | 6               | —    | 6               | mA   |      |
|                                                            |                  | CMOS Interface $\overline{RAS}$ ,<br>CAS ≥ V <sub>CC</sub> -0.2V<br>D <sub>OUT</sub> = High-Z | —             | 3               | —    | 3               | —    | 3               | mA   |      |
| $\overline{RAS}$ -Only Refresh Current                     | I <sub>CC3</sub> | t <sub>RC</sub> = Min.                                                                        | —             | 202             | —    | 170             | —    | 144             | mA   | 2    |
| Standby Current                                            | I <sub>CC5</sub> | $\overline{RAS}$ = V <sub>IH</sub> ,<br>CAS = V <sub>IL</sub> ,<br>D <sub>OUT</sub> = Enable  | —             | 16              | —    | 16              | —    | 16              | mA   | 1    |
| $\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current | I <sub>CC6</sub> | t <sub>RC</sub> = Min.                                                                        | —             | 192             | —    | 165             | —    | 139             | mA   |      |
| Fast Page Mode Current                                     | I <sub>CC7</sub> | t <sub>PC</sub> = Min.                                                                        | —             | 180             | —    | 170             | —    | 144             | mA   | 1, 3 |
| Input Leakage Current                                      | I <sub>LI</sub>  | 0V ≤ V <sub>IN</sub> ≤ 7V                                                                     | -10           | 10              | -10  | 10              | -10  | 10              | μA   |      |
| Output Leakage Current                                     | I <sub>LO</sub>  | 0V ≤ V <sub>OUT</sub> ≤ 7V,<br>D <sub>OUT</sub> = Disable                                     | -10           | 10              | -10  | 10              | -10  | 10              | μA   |      |
| Output High Voltage                                        | V <sub>OH</sub>  | I <sub>OUT</sub> = -5 mA                                                                      | 2.4           | V <sub>CC</sub> | 2.4  | V <sub>CC</sub> | 2.4  | V <sub>CC</sub> | V    |      |
| Output Low Voltage                                         | V <sub>OL</sub>  | I <sub>OUT</sub> = 4.2mA                                                                      | 0             | 0.4             | 0    | 0.4             | 0    | 0.4             | V    |      |

- NOTES: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max. is specified at the output open condition.  
 2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .  
 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .



**■ CAPACITANCE** ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

| Parameter                                    | Symbol    | Typ. | Max. | Unit | Note |
|----------------------------------------------|-----------|------|------|------|------|
| Input Capacitance (Address)                  | $C_{I1}$  | —    | 30   | pF   | 1    |
| Input Capacitance (Clock)                    | $C_{I2}$  | —    | 36   | pF   | 1    |
| Input/Output Capacitance ( $DQ_0$ – $DQ_7$ ) | $C_{I/O}$ | —    | 17   | pF   | 1, 2 |
| Input Capacitance (PD)                       | $C_{I3}$  | —    | 10   | pF   | 1, 2 |
| Output Capacitance (PQ)                      | $C_O$     | —    | 12   | pF   | 1, 2 |

**NOTES:** 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
 2.  $CAS = V_{IH}$  to disable  $D_{out}$ .

**■ AC CHARACTERISTICS** ( $T_a = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ ) <sup>(1), (2)</sup>
**• Read, Write and Refresh Cycle (Common Parameter)**

| Parameter                        | Symbol           | HB56D25609A/B |       |      |       |      |       | Unit | Note |
|----------------------------------|------------------|---------------|-------|------|-------|------|-------|------|------|
|                                  |                  | -85A          |       | -10A |       | -12A |       |      |      |
|                                  |                  | Min.          | Max.  | Min. | Max.  | Min. | Max.  |      |      |
| Random Read or Write Cycle Time  | t <sub>RC</sub>  | 160           | —     | 190  | —     | 220  | —     | ns   |      |
| RAS Precharge Time               | t <sub>RP</sub>  | 70            | —     | 80   | —     | 90   | —     | ns   |      |
| RAS Pulse Width                  | t <sub>RAS</sub> | 80            | 10000 | 100  | 10000 | 120  | 10000 | ns   |      |
| CAS Pulse Width                  | t <sub>CAS</sub> | 25            | 10000 | 25   | 10000 | 30   | 10000 | ns   |      |
| Row Address Setup Time           | t <sub>ASR</sub> | 0             | —     | 0    | —     | 0    | —     | ns   |      |
| Row Address Hold Time            | t <sub>RAH</sub> | 12            | —     | 15   | —     | 15   | —     | ns   |      |
| Column Address Setup Time        | t <sub>ASC</sub> | 0             | —     | 0    | —     | 0    | —     | ns   |      |
| Column Address Hold Time         | t <sub>CAH</sub> | 20            | —     | 20   | —     | 25   | —     | ns   |      |
| Column Address Hold Time to RAS  | t <sub>AR</sub>  | 60            | —     | 75   | —     | 90   | —     | ns   |      |
| RAS to CAS Delay Time            | t <sub>RCD</sub> | 22            | 55    | 25   | 75    | 25   | 90    | ns   | 8    |
| RAS to Column Address Delay Time | t <sub>RAD</sub> | 17            | 45    | 20   | 55    | 20   | 65    | ns   | 9    |
| RAS Hold Time                    | t <sub>RSH</sub> | 25            | —     | 25   | —     | 30   | —     | ns   |      |
| CAS Hold Time                    | t <sub>CSH</sub> | 85            | —     | 100  | —     | 120  | —     | ns   |      |
| CAS to RAS Precharge Time        | t <sub>CRP</sub> | 10            | —     | 10   | —     | 10   | —     | ns   |      |
| Transition Time (Rise and Fall)  | t <sub>T</sub>   | 3             | 50    | 3    | 50    | 3    | 50    | ns   | 7    |
| Refresh Period                   | t <sub>REF</sub> | —             | 8     | —    | 8     | —    | 8     | ns   | 15   |

**• Read Cycle**

| Parameter                                    | Symbol           | HB56D25609A/B |      |      |      |      |      | Unit | Note |
|----------------------------------------------|------------------|---------------|------|------|------|------|------|------|------|
|                                              |                  | -85A          |      | -10A |      | -12A |      |      |      |
|                                              |                  | Min.          | Max. | Min. | Max. | Min. | Max. |      |      |
| Access Time from $\overline{RAS}$            | t <sub>RAC</sub> | —             | 85   | —    | 100  | —    | 120  | ns   | 2, 3 |
| Access Time from $\overline{CAS}$            | t <sub>CAC</sub> | —             | 25   | —    | 25   | —    | 30   | ns   | 3, 4 |
| Access Time from Address                     | t <sub>AA</sub>  | —             | 40   | —    | 45   | —    | 55   | ns   | 3, 5 |
| Read Command Setup Time                      | t <sub>RCS</sub> | 0             | —    | 0    | —    | 0    | —    | ns   |      |
| Read Command Hold Time to $\overline{CAS}$   | t <sub>RCH</sub> | 0             | —    | 0    | —    | 0    | —    | ns   |      |
| Read Command Hold Time to $\overline{RAS}$   | t <sub>RRH</sub> | 10            | —    | 10   | —    | 10   | —    | ns   |      |
| Column Address to $\overline{RAS}$ Lead Time | t <sub>RAL</sub> | 40            | —    | 45   | —    | 55   | —    | ns   |      |
| Output Buffer Turn-Off Time                  | t <sub>OFF</sub> | 0             | 20   | 0    | 25   | 0    | 30   | ns   | 6    |



## • Write Cycle

| Parameter                      | Symbol           | HB56D25609A/B |      |      |      |      |      | Unit | Note |
|--------------------------------|------------------|---------------|------|------|------|------|------|------|------|
|                                |                  | -85A          |      | -10A |      | -12A |      |      |      |
|                                |                  | Min.          | Max. | Min. | Max. | Min. | Max. |      |      |
| Write Command Setup Time       | t <sub>WCS</sub> | 0             | —    | 0    | —    | 0    | —    | ns   | 10   |
| Write Command Hold Time        | t <sub>WCH</sub> | 20            | —    | 25   | —    | 30   | —    | ns   |      |
| Write Command Hold Time to RAS | t <sub>WCR</sub> | 65            | —    | 80   | —    | 95   | —    | ns   |      |
| Write Command Pulse Width      | t <sub>WP</sub>  | 15            | —    | 20   | —    | 25   | —    | ns   |      |
| Data-In Setup Time             | t <sub>DS</sub>  | 0             | —    | 0    | —    | 0    | —    | ns   | 11   |
| Data-In Hold Time              | t <sub>DH</sub>  | 20            | —    | 20   | —    | 25   | —    | ns   | 11   |
| Data-In Hold Time to RAS       | t <sub>DHR</sub> | 60            | —    | 75   | —    | 90   | —    | ns   |      |

## • Refresh Cycle

| Parameter                                                                                                     | Symbol           | HB56D25609A/B |      |      |      |      |      | Unit | Note |
|---------------------------------------------------------------------------------------------------------------|------------------|---------------|------|------|------|------|------|------|------|
|                                                                                                               |                  | -85A          |      | -10A |      | -12A |      |      |      |
|                                                                                                               |                  | Min.          | Max. | Min. | Max. | Min. | Max. |      |      |
| $\overline{\text{CAS}}$ Setup Time<br>( $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle) | t <sub>CSR</sub> | 10            | —    | 10   | —    | 10   | —    | ns   |      |
| $\overline{\text{CAS}}$ Hold Time<br>( $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)  | t <sub>CSR</sub> | 20            | —    | 20   | —    | 25   | —    | ns   |      |
| $\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time                                        | t <sub>RPC</sub> | 15            | —    | 15   | —    | 15   | —    | ns   |      |

## • Fast Page Mode Cycle

| Parameter                                                                | Symbol            | HB56D25609A/B |        |      |        |      |        | Unit | Note |
|--------------------------------------------------------------------------|-------------------|---------------|--------|------|--------|------|--------|------|------|
|                                                                          |                   | -85A          |        | -10A |        | -12A |        |      |      |
|                                                                          |                   | Min.          | Max.   | Min. | Max.   | Min. | Max.   |      |      |
| Fast Page Mode Cycle Time                                                | t <sub>PC</sub>   | 55            | —      | 55   | —      | 65   | —      | ns   |      |
| Fast Page Mode $\overline{\text{CAS}}$ Precharge Time                    | t <sub>CP</sub>   | 10            | —      | 15   | —      | 20   | —      | ns   |      |
| Fast Page Mode $\overline{\text{RAS}}$ Pulse Width                       | t <sub>RASC</sub> | 80            | 100000 | 100  | 100000 | 120  | 100000 | ns   | 13   |
| Access Time from $\overline{\text{CAS}}$ Precharge                       | t <sub>ACP</sub>  | —             | 50     | —    | 50     | —    | 60     | ns   | 14   |
| $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge | t <sub>RHCP</sub> | 50            | —      | 50   | —      | 60   | —      | ns   |      |


## NOTES:

1. AC measurements assume  $t_T = 5\text{ns}$ .
2. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max.})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max.})$ . If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
4. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max.})$ ,  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max.})$ .
5. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max.})$ ,  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max.})$ .
6.  $t_{\text{OFF}}(\text{max.})$  defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7.  $V_{\text{IH}}(\text{min.})$  and  $V_{\text{IL}}(\text{max.})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{\text{IH}}$  and  $V_{\text{IL}}$ .
8. Operation with the  $t_{\text{RCD}}(\text{max.})$  limit insures that  $t_{\text{RAC}}(\text{max.})$  can be met,  $t_{\text{RCD}}(\text{max.})$  is specified as a reference point only, if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max.})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
9. Operation with the  $t_{\text{RAD}}(\text{max.})$  limit insures that  $t_{\text{RAC}}(\text{max.})$  can be met,  $t_{\text{RAD}}(\text{max.})$  is specified as a reference point only, if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max.})$  limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
10. Early write cycle only ( $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min.})$ )
11. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in an early write cycle.
12. An initial pause of 100 $\mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{\text{RAS}}$  clock such as  $\overline{\text{RAS}}$ -only refresh).
13.  $t_{\text{RASC}}$  defines  $\overline{\text{RAS}}$  pulse width in fast page mode cycles.
14. Access time is determined by the longer of  $t_{\text{AA}}$  or  $t_{\text{CAC}}$  or  $t_{\text{ACP}}$ .
15.  $t_{\text{REF}}$  defines is 512 refresh cycles.




# TIMING WAVEFORMS

## Read Cycle




## • Early Write Cycle







• **RAS Only Refresh Cycle**



• **CAS Before RAS Refresh Cycle**





• Fast Page Mode Early Write Cycle

