

# VM117/VM117R

# 6-CHANNEL, FERRITE HEAD READ/WRITE PREAMPLIFIER

July, 1991


#### **FEATURES**

- Power Up/Down Write Protection
- Operates on +5V and +12V Power Supplies
- Programmable Write-Current Source
- TTL-Compatible Control Lines
- Write-Unsafe Detection Circuitry
- Low Input Noise
- For Use With Center-Tapped Ferrite Heads
- · Optional Internal Head Damping Resistors
- · Available in 2, 4 or 6 Channels


#### DESCRIPTION

The VM117/VM117R is a bipolar, monolithic read/write preamp circuit, designed for use with center-tapped ferrite recording heads. The circuit provides a low-noise read data path for signals from the disk in the read mode and provides write-current control for data written on the disk in the write mode.

## **BLOCK DIAGRAM**



#### CONNECTION DIAGRAM



### **ABSOLUTE MAXIMUM RATINGS**

Power Supply Voltages:
VDD10.3V to 14V
VDD20.3V to 14V
VCC0.3V to 6V
Pin Voltages:
Head Select (HS)0.3V to VCC + 0.3V
Write Unsafe (WUS)0.3V to VCC + 0.3V
Write Data Input (WDI)0.3V to Vcc + 0.3V
Read/Write Select (R/W)0.3V to VCC + 0.3V
Output Current:
Write Current (IW) 60mA
Read Data (RDX, RDY) 10mA
Center Tap Current (ICT)
Write Unsafe (WUS)
Operating Temperature Range 0 to 70°C
Storage Temperature Range65 to 150°C
Lead Temperature (Soldering 60 Sec.) 300°C
Junction Temperature
Thermal Characteristics,
18-lead PDIP140°C/W
18-lead SOIC140°C/W
22-lead PDIP
24-lead SOIC 80°C/W

### RECOMMENDED OPERATING CONDITIONS

DC Power Supply Voltage:	
V <sub>DD1</sub>	12V ± 10%
V <sub>DD2</sub>	7.0V to VDD1
Vcc	5V ± 10%
Head Inductance (LH)	10µH typiclal
Damping Resistance (RD) (Note 1)	750Ω
RCT Resistor (Note 2)	$68\Omega \pm 5\%$
RDX,RDY Output Current (Read Mode)	0 to 100μA
Write Current	10 to 50mA
Junction Temperature	25° to +125°C

Note 1: VM117R has head damping resists placed on the chip; the standard value is  $750\Omega \pm 20\%$ .

Note 2: Resistor (RCT) used to limit power dissipation. RCT ( $\Omega$ ) = 3.8/I<sub>W</sub> (A)

# CIRCUIT OPERATION

The VM117/VM117R operates as a write-current switch in the write mode and as a low-noise differential amplifier in the read mode. Channel selection is controlled by HS0, HS1 and HS2 lines and mode select is controlled by the CS and R/W select lines. Both CS and R/W have internal pull-up resistors to prevent accidental write condition. Unsafe conditions are indicated by the WUS line.

# Write Mode

In the write mode, the VM117/VM117R operates as a write-current switch. Write current is supplied by an internal current source. The magnitude of the write current is determined by an external resistor connected between WC and ground. The head current is switched between the X and Y side of a selected head by falling transitions on WDI (write data input). When switching to the write mode from the read mode, the write data flip-flop is intialized to pass head current through the X side of the head.

The write unsafe (WUS), open collector output, will give a high level for any of the following unsafe conditions:

- · Open Head
- No Write Current
- · Read Mode
- · Idle Mode
- · Write Data Frequency Too Low
- · Head Center-Tap Open

After the fault condition is corrected, it takes two negative transitions on WDI to clear the WUS line.

#### Read Mode

In the read mode the circuit operates as a low-noise differential amplifier. The write-current source is turned off and the write-data flip-flop is set. The selected head provides a differential input. The RDX and RDY pins provide differential emitter follower outputs which are in phase with the X and Y inputs

Write current is deactivated for both the read and idle mode so that external gating is not required.

#### **Head Select**

One of the up to six heads may be selected in both the read and write modes. The selected head is determined by the voltage level of the head select inputs as shown in Table 1.

#### Mode Selec

This circuit has three modes of operation: read, write and idle. The state of the chip select (CS) and the read write select (RW) inputs determine the mode of operation as shown in Table 2.

Table 1: Head Select

HS0	HS1	HS2	HEAD
L	L	L	0
Н	L	L	1
L	н	L	2
Н	Н	L	3
L	L	Н	4
Н	L	Н	5
×	Н	н	None

Table 2: Mode Select

<u>cs</u>	$R/\overline{W}$	MODE
L	L	Write
L	Н	Read
Н	Х	ldle

Table 3: External Resistor vs. Write Current


External resistor vs. DC write head terminal X or Y with V <sub>C</sub> respective X or Y terminal.	
External Resistor R <sub>WC</sub> (Ω)	Write Current I W (mA)
14.810	10
7.205	20
4.753	30
3.517	40
3.111	45
2.786	50

Note: Effective current  $I_{FLUX}$  generated in the magnetic head is related to  $I_W$  by the expression:

$$I_{FLUX} = I_W \quad \left(\frac{R_D}{R_H + R_D}\right)$$

Where  $R_H$  equals the full coil resistance of a center-tapped ferrite head and  $R_D$  is the damping resistor connected internally or externally between the X and Y terminals. Nominal internal resistance on VM117R is 750 $\Omega$ .

# TYPICAL APPLICATION



Note 2:  $L_H$  is defined as full coil head inductance. Inductors from head X (Y) to center tap =  $L_{H/4}$ .

DC CHARACTERISTICS Unless otherwise specified,  $V_{DD1} = V_{DD2} = 12V \pm 10\%$ ,  $V_{CC} = 5V \pm 10\%$ ,  $T_A = 25^{\circ}C$ .

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY				•		
	lDD	Read Mode		I	40	_
		Write Mode	-		26 + I W	mA
Positive Supply Current		Idle Mode			25	
		Read Mode			15	.,
	Icc	Write Mode			18	mA
		Idle Mode			15	
	PD	ldle Mode		325	610	
Power Supply Dissipation		Read Mode		200	412	mV
T <sub>A</sub> = 70°C		Write Mode $I_W = 50mA$ , $R_{CT} = 76\Omega$		675	850	
		Write Mode I <sub>W</sub> = 50mA, $R_{CT} = 0\Omega$		850	1100	
DIGITAL TTL INPUTS: CS,	R/W, HS,	WDI		•		
Input High Voltage	VIH		2		V <sub>CC</sub> + 0.3	V
Input Low Voltage	VIL		-0.3		0.8	v
Input High Current	IН	VIH = 2.0V, VCC = 5.5V	-400		100	μA
Input Low Current	ᆜ	V <sub>IL</sub> = 0.4V, V <sub>CC</sub> = 5.5V	-0.4		1	mA
WUS OUTPUT					<del></del>	
Low Voltage	VOL	IOL = 8 mA (Safe)			0.5	V
High Current	ГОН	V <sub>OH</sub> = 5V (Unsafe)			100	<u>μ</u> Α
HEAD CENTER TAP VOLT	AGES		-	*· · · · · ·	<del></del>	
Read Mode	VCT	Read Mode		4.2		
Write Mode	V <sub>CT</sub>	Write Mode		6.6		V

**READ CHARACTERISTICS** Unless otherwise specified,  $V_{DD1} = V_{DD2} = 12V \pm 10\%$ ,  $V_{CC} = 5V \pm 10\%$ ,  $T_A = 25$ °C.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Differential Voltage Gain	Av	$V_{IN} = 1 \text{mVrms}, f = 500 \text{KHz}$ RL (RDX,RDY) = 1 K $\Omega$	80		120	V/V
Dynamic Range	DR	DC input voltage where AC gain falls 10%, V <sub>IN</sub> = V <sub>DC+</sub> 0.5mVp-p f = 500KHz	-2		2	mV
Bandwidth (- 3dB)	BW	VIN =1 mVp-p, ZS < 5Ω	30			MHz
Input Noise Voltage	ein	LH = 0, R <sub>H</sub> = 0, BW = 15MHz	-	1.1	1.6	nV/√Hz
Differential Input Capacitance	CIN	f = 5MHz			23	pF
Differential Input Resistance	R <sub>IN</sub>	VM117	2			ΚΩ
		VM117R		750		Ω
Input Current (per side)	ΙΝ				45	μА
Common Mode Rejection Ratio	CMRR	V <sub>CM</sub> = V <sub>CT</sub> + 100mV <sub>p</sub> -p, f = 5MHz	50			dB
Power Supply Rejection Ratio	PSRR	VDD or VCC = 100mVp-p, f = 5MHz	45			dB
Channel Separation	CS	V <sub>IN</sub> = 100mVp-p, f = 5MHz Three channel driven, selected channel measured	45			dB
Output Offset Voltage	Vos		-400		400	mV
Common Mode Output Voltage	V <sub>ОСМ</sub>		5		7	V
Head Center Tap Voltage	V <sub>CT</sub>			4.2		V
Single-Ended Output Resistance	R <sub>SEO</sub>				30	Ω

WRITE CHARACTERISTICS Unless otherwise specified,  $V_{DD1}$  =  $V_{DD2}$  = 12V  $\pm$  10%,  $V_{CC}$  = 5V  $\pm$  10%,  $T_A$  = 25°C,  $T_A$  = 40mA,  $T_A$  = 2.5 $T_A$ H,  $T_A$  = 750 $T_A$ ,  $T_A$  = 5MHz.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Write Current Range	lw	(See table 3)	10		50	mA
Differential Head Voltage	VDH			8		Vpk
Unselected Head Current	I <sub>UH</sub>				2	mA p-p
Current Gain	Α <sub>Ι</sub>			20		mA/mA
Head Current Propagation Delay	t PD	L <sub>H</sub> = 0μH, R <sub>H</sub> = 0, 50% WDI to 50% I W			30	ns
Rise/Fall Time	t <sub>r</sub> , t <sub>f</sub>	L <sub>H</sub> = 0μH, R <sub>H</sub> = 0, 10% to 90%		5	20	ns
Symmetry	S	[(t <sub>r</sub> -t <sub>f</sub> )/2]		0.5	2	ns
Write Current Tolerance	ΔIW	R <sub>WC</sub> = 3111Ω	42.75	45	47.25	mA
Differential Output Resistance	Bour	VM117	10			ΚΩ
	ROUT	VM117R		750		Ω
Differential Output Capacitance	COUT	f = 5MHz			15	pF

SWITCHING CHARACTERISTICS  $C_L$  (RDX, RDY)  $\leq$  20pF,  $T_A$  = 25°C.

Unless otherwise specified,  $I_W$  = 40mA,  $L_H$  = 2.5  $\mu H,~R_D$  = 750  $\!\Omega,~f_{DATA}$  = 5MHz,

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Read-to-Write Switching Delay	<sup>t</sup> RW	50% of R/W to 90% of write output envelope			1	μs
Write-to-Read Switching Delay	twR	50% of R/W to 90% of 100mVp-p RDX, RDY envelope			1	μs
Idle-to-Write Switching Delay	<sup>t</sup> IW	50% of $\overline{CS}$ to 90% of write output envelope			1	μѕ
Idle-to-Read Switching Delay	<sup>t</sup> IR	50% of CS to 90% of 100mVp-p RDX, RDY envelope			1	μs
Write-to-Idle Switching Delay	tWI	50% of CS to 10% of write output envelope			1	μs
Read-to-Idle Switching Delay	t <sub>RI</sub>	50% of $\overline{\text{CS}}$ to 10% of RDX, RDY envelope			1	μs
Head Select Switching Delay	<sup>t</sup> HS	50% of HS transition to 90% of 100mVp-p RDX, RDY envelope from selected head			1	μs
Write Unsafe Delay Safe to Unsafe	<sup>t</sup> D1	Gate WDI. Measure from 50% of last data pulse to 50% WUS. IW= 10 to 40mA	1.6		8	μs
Write Unsafe Delay Unsafe to Safe	t <sub>D2</sub>	Gate WDI. Measure from 50% of falling edge of first data pulse to 50% WUS, IW=10mA			1	μs