

MOS INTEGRATED CIRCUIT μ PD42S4260AL, 424260AL

3.3 V OPERATION 4 M-BIT DYNAMIC RAM 256 K-WORD BY 16-BIT, FAST PAGE MODE, BYTE READ/WRITE MODE

Description

The μ PD42S4260AL, 424260AL are 262 144 words by 16 bits dynamic CMOS RAMs. The fast page mode and byte read/write mode capability realize high speed access and low power consumption.

Besides, the μ PD42S4260AL can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These are packed in 44-pin plastic TSOP (II) and 40-pin plastic SOJ.

Features

- 262 144 words by 16 bits organization
- Single +3.3 V $\pm$ 0.3 V power supply
- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
μ PD42S4260AL-A60, 424260AL-A60	288 mW	60 ns	110 ns	40 ns
μ PD42S4260AL-A70, 424260AL-A70	252 mW	70 ns	130 ns	45 ns
μ PD42S4260AL-A80, 424260AL-A80	216 mW	80 ns	150 ns	50 ns

- The μ PD42S4260AL can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μ PD42S4260AL	512 cycles / 128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	0.288 mW (CMOS level input)
μ PD424260AL	512 cycles / 8 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.8 mW (CMOS level input)

- Multiplexed address inputsRow address: A0 to A8, Column address: A0 to A8

The information in this document is subject to change without notice.

Ordering Information

Part number	Access time (MAX.)	Package	Refresh
μPD42S4260ALG5-A60	60 ns	44-pin Plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD42S4260ALG5-A70	70 ns		
μPD42S4260ALG5-A80	80 ns		
μPD42S4260ALLE-A60	60 ns	40-pin Plastic SOJ (400 mil)	
μPD42S4260ALLE-A70	70 ns		
μPD42S4260ALLE-A80	80 ns		
μPD424260ALG5-A60	60 ns	44-pin Plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD424260ALG5-A70	70 ns		
μPD424260ALG5-A80	80 ns		
μPD424260ALLE-A60	60 ns	40-pin Plastic SOJ (400 mil)	
μPD424260ALLE-A70	70 ns		
μPD424260ALLE-A80	80 ns		


Quality Grade

Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.


Pin Configurations (Marking Side)

44-pin Plastic TSOP (II) (400 mil)




- A0 to A8 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- $\overline{\text{RAS}}$: Row Address Strobe
- $\overline{\text{UCAS}}$: Column Address Strobe (upper)
- $\overline{\text{LCAS}}$: Column Address Strobe (lower)
- $\overline{\text{WE}}$: Write Enable
- $\overline{\text{OE}}$: Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

40-pin Plastic SOJ
(400 mil)



A0 to A8 : Address Inputs
 I/O1 to I/O16 : Data Inputs/Outputs
 $\overline{\text{RAS}}$: Row Address Strobe
 $\overline{\text{UCAS}}$: Column Address Strobe (upper)
 $\overline{\text{LCAS}}$: Column Address Strobe (lower)
 $\overline{\text{WE}}$: Write Enable
 $\overline{\text{OE}}$: Output Enable
 Vcc : Power Supply
 GND : Ground
 NC : No Connection

Block Diagram



Input/Output Pin Functions

The μPD42S4260AL, 424260AL have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ ^{Note}, $\overline{\text{WE}}$, $\overline{\text{OE}}$, A0 to A8 and input/output pins I/O1 to I/O16.

Pin name	Input/ Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address (A0 to A8) and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address (A0 to A8). It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
$\overline{\text{CAS}}$ (Column address strobe)	Input	$\overline{\text{CAS}}$ activates data input/output circuit by latching column address (A0 to A8) and selecting a digit line connected with the sense amplifier.
A0 to A8 (Address inputs)	Input	9-bit address bus. Input total 18-bit of address signal, upper 9-bit and lower 9-bit in sequence (address multiplex method). Therefore, one word (16-bit) is selected from 262 144-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
$\overline{\text{WE}}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
$\overline{\text{OE}}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data inputs/outputs)	Input/ Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

Note $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.

Electrical Specifications

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up, wait more than 100 μs and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	V_T		-0.5 to +4.6	V
Supply Voltage	V_{CC}		-0.5 to +4.6	V
Output Current	I_O		20	mA
Power Dissipation	P_D		1	W
Operating Temperature	T_{opt}		0 to +70	°C
Storage Temperature	T_{stg}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	V_{CC}		3.0	3.3	3.6	V
High Level Input Voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low Level Input Voltage	V_{IL}		-0.3		+0.8	V
Ambient Temperature	T_a		0		70	°C

Capacitance ($T_a = 25\text{ °C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Capacitance	C_{I1}	Address			5	pF
	C_{I2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$			7	pF
Data Input/Output Capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)


Parameter		Symbol	Test Condition	MIN.	TYP.	MAX.	Unit	Notes
Operating current		I _{cc1}	RAS, CAS Cycling			80	mA	1, 2, 3
			trc = trc(MIN.)			70		
			Io = 0 mA			60		
						80		
Standby current	μ PD42S4260AL	I _{cc2}	RAS, CAS $\geq$ V _{IH} (MIN.), Io = 0 mA			0.5	mA	
			RAS, CAS $\geq$ V _{CC} - 0.2 V, Io = 0 mA			0.08		
	μ PD424260AL		RAS, CAS $\geq$ V _{IH} (MIN.), Io = 0 mA			2		
			RAS, CAS $\geq$ V _{CC} - 0.2 V, Io = 0 mA			0.5		
RAS only refresh current		I _{cc3}	RAS Cycling, CAS $\geq$ V _{IH} (MIN.)			80	mA	1, 2, 3, 4
			trc = trc(MIN.), Io = 0 mA			70		
						60		
						80		
Operating current (Hyper page mode)		I _{cc4}	RAS $\leq$ V _{IL} (MAX.), CAS Cycling			70	mA	1, 2, 5
			tpc = tpc(MIN.), Io = 0 mA			60		
						50		
						80		
CAS before RAS refresh current		I _{cc5}	RAS Cycling			80	mA	1, 2
			trc = trc(MIN.)			70		
			Io = 0 mA			60		
						80		
CAS before RAS long refresh current (512 Cycles / 128 ms, only for the μ PD42S4260AL)		I _{cc6}	CAS before RAS refresh : 512 Cycles / 128 ms			80	μ A	1, 2
			RAS, CAS : V _{CC} -0.2 V $\leq$ V _{IH} $\leq$ V _{IH} (MAX.) 0 V $\leq$ V _{IL} $\leq$ 0.2 V			200 ns		
			Standby : RAS, CAS $\geq$ V _{CC} -0.2 V Address : V _{IH} or V _{IL} WE, OE : V _{IH} Io = 0 mA			1 μ s		
						100		
Self refresh current (CAS before RAS self refresh, only for the μ PD42S4260AL)		I _{cc7}	RAS, CAS : V _{CC} -0.2 V $\leq$ V _{IH} $\leq$ V _{IH} (MAX.) 0 V $\leq$ V _{IL} $\leq$ 0.2 V Io = 0 mA			80	μ A	2
Input leakage current		I _I (L)	V _I = 0 to 3.6 V All other pins not under test = 0 V	-5		+5	μ A	
Output leakage current		I _O (L)	V _O = 0 to 3.6 V Output is disabled (Hi-Z)	-5		+5	μ A	
High level output voltage		V _{OH}	Io = -2.0 mA	2.4			V	
Low level output voltage		V _{OL}	Io = +2.0 mA			0.4	V	

- Notes**
1. I_{cc1}, I_{cc3}, I_{cc4}, I_{cc5} and I_{cc8} depend on cycle rates (trc and tpc).
 2. Specified values are obtained with outputs unloaded.
 3. I_{cc1} and I_{cc3} are measured assuming that address can be changed once or less during RAS $\leq$ V_{IL}(MAX.) and CAS $\geq$ V_{IH}(MIN.).
 4. I_{cc3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{cc4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

Common to Read, Write, Read Modify Write Cycle

Parameter		Symbol	tRAC = 60 ns		tRAC = 70 ns		tRAC = 80 ns		Unit	Notes
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time		tRC	110	–	130	–	150	–	ns	
RAS Precharge Time		tRP	40	–	50	–	60	–	ns	
CAS Precharge Time		tCPN	10	–	10	–	10	–	ns	
RAS Pulse Width		tRAS	60	10 000	70	10 000	80	10 000	ns	
CAS Pulse Width		tCAS	15	10 000	20	10 000	20	10 000	ns	
RAS Hold Time		tRSH	15	–	18	–	20	–	ns	
CAS Hold Time		tCSH	60	–	70	–	80	–	ns	
RAS to CAS Delay Time		tRCD	20	45	20	50	20	60	ns	1
RAS to Column Address Delay Time		tRAD	15	30	15	35	15	40	ns	1
CAS to RAS Precharge Time		tCRP	5	–	5	–	5	–	ns	2
Row Address Setup Time		tASR	0	–	0	–	0	–	ns	
Row Address Hold Time		tRAH	10	–	10	–	10	–	ns	
Column Address Setup Time		tASC	0	–	0	–	0	–	ns	
Column Address Hold Time		tCAH	15	–	15	–	15	–	ns	
OE Lead Time Referenced to RAS		tOES	0	–	0	–	0	–	ns	
CAS to Data Setup Time		tCLZ	0	–	0	–	0	–	ns	
OE to Data Setup Time		tOLZ	0	–	0	–	0	–	ns	
OE to Data Delay Time		tOED	13	–	15	–	15	–	ns	
Masked Byte Write Hold Time Referenced to RAS		tMRH	0	–	0	–	0	–	ns	
Transition Time (Rise and Fall)		tT	3	50	3	50	3	50	ns	
Refresh Time	μPD42S4260AL	tREF	–	128	–	128	–	128	ms	3
	μPD424260AL		–	8	–	8	–	8	ms	

6427525 0061069 226

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{trAD} \leq \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	trAC (MAX.)	trAC (MAX.)
$\text{trAD} > \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	tAA (MAX.)	$\text{trAD} + \text{tAA (MAX.)}$
$\text{trCD} > \text{trCD (MAX.)}$	tCAC (MAX.)	$\text{trCD} + \text{tCAC (MAX.)}$

trAD(MAX.) and trCD(MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (trAC , tAA or tCAC) is to be used for finding out when output data will be available. Therefore, the input conditions $\text{trAD} \geq \text{trAD(MAX.)}$ and $\text{trCD} \geq \text{trCD(MAX.)}$ will not cause any operation problems.

- tCRP(MIN.) requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- This specification is applied only to the μ PD42S4260AL.

Read Cycle

Parameter	Symbol	$\text{trAC} = 60 \text{ ns}$		$\text{trAC} = 70 \text{ ns}$		$\text{trAC} = 80 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{\text{RAS}}$	trAC	–	60	–	70	–	80	ns	1
Access Time from $\overline{\text{CAS}}$	tCAC	–	15	–	20	–	20	ns	1
Access Time from Column Address	tAA	–	30	–	35	–	40	ns	1
Access Time from $\overline{\text{OE}}$	tOEA	–	15	–	20	–	20	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	trAL	30	–	35	–	40	–	ns	
Read Command Setup Time	trCS	0	–	0	–	0	–	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	trRH	0	–	0	–	0	–	ns	2
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	trCH	0	–	0	–	0	–	ns	2
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	tOEZ	0	13	0	15	0	15	ns	3
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	tOFF	0	13	0	15	0	15	ns	3

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{trAD} \leq \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	trAC (MAX.)	trAC (MAX.)
$\text{trAD} > \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	tAA (MAX.)	$\text{trAD} + \text{tAA (MAX.)}$
$\text{trCD} > \text{trCD (MAX.)}$	tCAC (MAX.)	$\text{trCD} + \text{tCAC (MAX.)}$

trAD(MAX.) and trCD(MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (trAC , tAA or tCAC) is to be used for finding out when output data will be available. Therefore, the input conditions $\text{trAD} \geq \text{trAD(MAX.)}$ and $\text{trCD} \geq \text{trCD(MAX.)}$ will not cause any operation problems.

- Either trCH(MIN.) or trRH(MIN.) should be met in read cycles.
- tOFF(MAX.) and tOEZ(MAX.) define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	twch	10	–	10	–	15	–	ns	1
$\overline{\text{WE}}$ Pulse Width	twp	10	–	10	–	15	–	ns	1
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	trwl	20	–	20	–	20	–	ns	
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{CAS}}$	tcwl	15	–	15	–	15	–	ns	
$\overline{\text{WE}}$ Setup Time	twcs	0	–	0	–	0	–	ns	2
$\overline{\text{OE}}$ Hold Time	toeh	0	–	0	–	0	–	ns	
Data-in Setup Time	t _{DS}	0	–	0	–	0	–	ns	3
Data-in Hold Time	t _{DH}	10	–	15	–	15	–	ns	3

- Notes**
1. t_{WP(MIN.)} is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH(MIN.)} should be met.
 2. If t_{WCS} ≥ t_{WCS(MIN.)}, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS(MIN.)} and t_{DH(MIN.)} are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{\text{WE}}$ falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	trwc	160	–	175	–	200	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	trwd	83	–	90	–	105	–	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	tcwd	38	–	40	–	45	–	ns	1
Column Address to $\overline{\text{WE}}$ Delay Time	tawd	53	–	55	–	65	–	ns	1

- Note 1.** If t_{WCS} ≥ t_{WCS(MIN.)}, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{trwd} ≥ t_{trwd(MIN.)}, t_{tcwd} ≥ t_{tcwd(MIN.)}, t_{tawd} ≥ t_{tawd(MIN.)}, and t_{tcpwd} ≥ t_{tcpwd(MIN.)}, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

■ 6427525 0061071 984 ■

Fast Page Mode

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	50	—	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	—	35	—	40	—	45	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RASP}	60	125 000	70	125 000	80	125 000	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	10	—	ns	
RAS Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	35	—	40	—	45	—	ns	
Read Modify Write Cycle Time	t _{PRWC}	85	—	90	—	105	—	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t _{CPWD}	60	—	60	—	70	—	ns	1

Note 1. If $\text{twcs} \geq \text{twcs}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle. If $\text{trwd} \geq \text{trwd}(\text{MIN.})$, $\text{tcwd} \geq \text{tcwd}(\text{MIN.})$, $\text{tawd} \geq \text{tawd}(\text{MIN.})$, and $\text{tcpwd} \geq \text{tcpwd}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.


Refresh Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ Setup Time	t _{CSR}	5	—	5	—	5	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t _{CHR}	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t _{RPC}	5	—	5	—	5	—	ns	
$\overline{\text{RAS}}$ Pulse Width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	t _{RASS}	100	—	100	—	100	—	μs	1
$\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	t _{RPS}	110	—	130	—	150	—	ns	1
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	t _{CHS}	−50	—	−50	—	−50	—	ns	1
$\overline{\text{WE}}$ Hold Time (Hidden Refresh Cycle)	t _{WHR}	15	—	15	—	15	—	ns	

Note 1. This specification is applied only to the μPD42S4260AL.

6427525 0061073 757


Upper Byte Read Cycle



Remark L I/O : Hi-Z


6427525 0061074 693

Lower Byte Read Cycle



Remark U I/O : Hi-Z


Early Write Cycle



Remark $\overline{\text{OE}}$: Don't care

6427525 0061076 466


Upper Byte Early Write Cycle



Remark $\overline{OE}$, L I/O : Don't care


6427525 0061077 3T2

Lower Byte Early Write Cycle



Remark $\overline{\text{OE}}$, U I/O : Don't care

Late Write Cycle




6427525 0061079 175

The timing diagram illustrates the relationship between the 64K1602 LCD module and the microcontroller. The signals and their timing parameters are as follows:

- RAS**: Row Address Strobe. Timing parameters include t_{RAS} (pulse width), t_{RCD} (delay from RAS to UCAS/LCAS), t_{RSH} (delay from RAS to WE/OE), and t_{RCP} (delay from RAS to U I/O).
- UCAS**: User Command Address Strobe. Timing parameters include t_{UCAS} (pulse width), t_{UCD} (delay from UCAS to WE/OE), t_{UCS} (delay from UCAS to U I/O), and t_{UCP} (delay from UCAS to U I/O).
- LCAS**: Local Command Address Strobe. Timing parameters include t_{LCAS} (pulse width), t_{LCD} (delay from LCAS to WE/OE), t_{LCS} (delay from LCAS to U I/O), and t_{LCP} (delay from LCAS to U I/O).
- Address**: Data bus for Row and Column addresses. Timing parameters include t_{AS} (pulse width), t_{AD} (delay from Address to WE/OE), t_{AS} (delay from Address to U I/O), and t_{AC} (delay from Address to U I/O).
- WE**: Write Enable. Timing parameters include t_{WE} (pulse width), t_{WCD} (delay from WE to U I/O), t_{WRL} (delay from WE to U I/O), and t_{WTP} (delay from WE to U I/O).
- OE**: Output Enable. Timing parameters include t_{OE} (pulse width), t_{OCD} (delay from OE to U I/O), t_{ODH} (delay from OE to U I/O), and t_{OED} (delay from OE to U I/O).
- U I/O**: User Input/Output. Timing parameters include t_{UIO} (pulse width), t_{UIOD} (delay from U I/O to WE/OE), t_{UIOS} (delay from U I/O to U I/O), and t_{UIOP} (delay from U I/O to U I/O).

6427525 0061080 997


Lower Byte Late Write Cycle




Remark U I/O : Don't care

6427525 0061081 823

Read Modify Write Cycle




Upper Byte Read Modify Write Cycle



Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.


6427525 0061083 6T6

Lower Byte Read Modify Write Cycle



Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

Fast Page Mode Read Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.


[illegible]

In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

[illegible]

In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.


Fast Page Mode Early Write Cycle



Remark $\overline{OE}$: Don't care

In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.


Fast Page Mode Upper Byte Early Write Cycle



Remark $\overline{OE}$, L I/O : Don't care


In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Lower Byte Early Write Cycle

**Remark** $\overline{\text{OE}}$, U I/O : Don't care

In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Late Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

The timing diagram illustrates the relationship between the 64K1602C LCD controller and the external 64K1602C LCD module. The signals and their timing parameters are as follows:

- RAS**: Row Address Strobe. Timing parameters: t_{RASP} (pulse width), t_{RHP} (hold time), t_{CRP} (setup time), t_{RSH} (setup time), t_{CPN} (pulse width), t_{MRH} (hold time).
- UCAS**: Upper Column Address Strobe. Timing parameters: t_{CSH} (setup time), t_{CAS} (setup time), t_{CP} (pulse width), t_{PC} (pulse width), t_{RSH} (setup time), t_{CPN} (pulse width), t_{MRH} (hold time).
- LCAS**: Lower Column Address Strobe. Timing parameters: t_{CRP} (setup time), t_{MRH} (hold time).
- Address**: Data bus for Row and Column addresses. Timing parameters: t_{ASR} (setup time), t_{RAH} (hold time), t_{ASC} (setup time), t_{CAH} (hold time), t_{AL} (pulse width), t_{CWL} (pulse width), t_{RWL} (pulse width), t_{WPL} (pulse width), t_{OEH} (hold time), t_{OED} (hold time).
- WE**: Write Enable. Timing parameters: t_{RCS} (setup time), t_{WPL} (pulse width), t_{RCS} (setup time), t_{WPL} (pulse width), t_{RCS} (setup time), t_{WPL} (pulse width), t_{RCS} (setup time), t_{WPL} (pulse width).
- OE**: Output Enable. Timing parameters: t_{RCS} (setup time), t_{WPL} (pulse width), t_{RCS} (setup time), t_{WPL} (pulse width), t_{RCS} (setup time), t_{WPL} (pulse width), t_{RCS} (setup time), t_{WPL} (pulse width).
- L I/O**: Low Data Bus. Timing parameters: t_{OED} (hold time), t_{DS} (setup time), t_{DH} (hold time).
- U I/O**: Upper Data Bus. Timing parameters: t_{OED} (hold time), t_{DS} (setup time), t_{DH} (hold time).


In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

[illegible]

In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Powered by ICminer.com Electronic-Library Service CopyRight 2003


Fast Page Mode Upper Byte Read Modify Write Cycle



Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.


6427525 0061095 318

Fast Page Mode Lower Byte Read Modify Write Cycle



Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.
 In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh Cycle (Only for the μ PD42S4260AL)



Remark Address, $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care L I/O, U I/O : Hi - Z

Cautions on Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh can be used independently when used in combination with distributed $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh; However, when used in combination with burst $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh or with burst long $\overline{\text{RAS}}$ only refresh, the following cautions must be observed.

(1) Normal Combined Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh and Burst $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Long Refresh


When $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh and burst $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh are used in combination, please perform $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh 512 times within a 8 ms interval just before and after setting $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

(2) Normal Combined Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh and Burst Long $\overline{\text{RAS}}$ Only Refresh

When $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh and burst $\overline{\text{RAS}}$ only refresh are used in combination, please perform $\overline{\text{RAS}}$ only refresh 512 times within a 8 ms interval just before and after setting $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.


For details, please refer to **How to use DRAM** User's Manual.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



Remark Address, $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care L I/O, U I/O : Hi - Z

$\overline{\text{RAS}}$ Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care L I/O, U I/O : Hi - Z

6427525 0061098 027

6427525 0061099 T63


Hidden Refresh Cycle (Write)



Remark $\overline{\text{OE}}$: Don't care

Package Drawings

44 PIN PLASTIC TSOP(III) (400 mil)




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S44G5-80-7JF-1

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.0 MAX.	0.040 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.30±0.10	0.012 ^{+0.004} _{-0.005}
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.125 ^{+0.10} _{-0.05}	0.005 ^{+0.004} _{-0.002}
L	0.5±0.1	0.020 ^{+0.004} _{-0.005}
M	0.13	0.005
N	0.10	0.004

40 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	26.29 ^{+0.2} _{-0.35}	1.035 ^{+0.008} _{-0.014}
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.08±0.15	0.043 ^{+0.006} _{-0.007}
F	0.7	0.028
G	3.5±0.2	0.138±0.008
H	2.4±0.2	0.094 ^{+0.009} _{-0.008}
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27(T.P.)	0.050(T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	9.40±0.20	0.370±0.008
Q	0.15	0.006
T	R0.85	R0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

P40LE-400A-2

6427525 0061102 388

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μPD42S4260AL, 424260AL.

Types of Surface Mount Device

μPD42S4260ALG5, 424260ALG5 : 44-pin plastic TSOP (II) (400 mil)

μPD42S4260ALLE, 424260ALLE : 40-pin Plastic SOJ (400 mil)