

SANYO

No. 4484A

LC3564RM/RMF-10LV/12LV/15LV**64 K (8192 words × 8 bits) SRAM**

Overview

The LC3564RM/RMF are 8192-word × 8-bit, asynchronous, silicon gate, low-voltage CMOS SRAM LSIs. They operate from a 2.0 to 3.6 V supply, making them ideal for hand-held, battery-operated equipment.

They are fully CMOS devices employing 2-layer Al wiring to realize high-speed access, low operating current consumption and very low standby current. They incorporate control signal inputs; $\overline{OE}$ for high-speed memory access, and 2 chip enables $\overline{CE1}$ and $\overline{CE2}$ for power-down and device selection.

They are ideal for systems requiring high speed, low power and battery backup or for easy memory expansion. The very low standby current means that backup can also be achieved using a capacitor.


Features

- 2.0 to 3.6 V supply voltage range
 - 2.7 to 3.6 V (3 V operation)
 - 2.0 to 2.4 V (2 V operation)
- High-speed access time
 - 3 V operation
 - 100 ns max. (LC3564RM, RMF-10LV)
 - 120 ns max. (LC3564RM, RMF-12LV)
 - 150 ns max. (LC3564RM, RMF-15LV)
 - 2 V operation
 - 200 ns max. (LC3564RM, RMF-10LV)
 - 250 ns max. (LC3564RM, RMF-12LV)
 - 300 ns max. (LC3564RM, RMF-15LV)
- Very-low standby current
 - 3 V operation
 - 1.0 μ A ($T_a \leq 70^\circ\text{C}$)
 - 3.0 μ A ($T_a \leq 85^\circ\text{C}$)
 - 2 V operation
 - 0.85 μ A ($T_a \leq 70^\circ\text{C}$)
 - 2.5 μ A ($T_a \leq 85^\circ\text{C}$)
- -40 to $+85^\circ\text{C}$ operating temperature range
- 2.0 to 3.6 V data retention supply voltage
- $V_{CC} - 0.4$ V/0.4 V input/output levels

Package

- SOP 28-pin plastic package (450mil): LC3564RM series)
- MFP 28-pin plastic package (375mil): LC3564RMF series)
- 3 control inputs ($\overline{OE}$, $\overline{CE1}$, $\overline{CE2}$)
- Common-pin input/outputs, 3-state output
- Clock not needed (fully-static RAM)


Pin Assignment




Package Dimensions

Unit: mm


3158-SOP28



3091-MFP28



Block Diagram



Pin Functions

Number	Name	Function
1	NC	No connection
2 to 10, 21, 23 to 25	A0 to A12	Address inputs
27	WE	Read/write control input
22	OE	Output enable input
20, 26	CE1, CE2	Chip enable inputs

LC3564RM/RMF-10LV/12LV/15LV

Number	Name	Function
11 to 13, 15 to 19	I/O1 to I/O8	Data input/outputs
28, 14	V _{CC} , GND	Supply and ground pins

Truth Table

Mode	$\overline{CE}1$	CE2	$\overline{OE}$	WE	I/O	Supply current
Read cycle	L	H	L	H	Data output	I _{CCA}
Write cycle	L	H	X	L	Data input	I _{CCA}
Output disable	L	H	H	H	High impedance	I _{CCA}
No selection	H	X	X	X	High impedance	I _{CCS}
	X	L	X	X	High impedance	I _{CCS}

Note

X = H or L

Specifications

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		4.6	V
Input voltage range	V _{IN}		-0.3 to V _{CC} + 0.3	V
Input/output voltage range	V _{IO}		-0.3 to V _{CC} + 0.3	V
Operating temperature range	T _{opr}		-40 to +85	°C
Storage temperature range	T _{stg}		-55 to +125	°C

Note

Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to Recommended operating conditions. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

Input/Output Capacitance

T_a = 25 °C, f = 1 MHz

Parameter	Symbol	Conditions	Ratings			Unit
			min.	typ.	max.	
Input/output pin capacitance	C _{IO}	V _{IO} = 0 V	–	6	10	pF
Input pin capacitance	C _I	V _{IN} = 0 V	–	6	10	pF

Note

Measured samples only.

3 V Operation

DC Recommended Operating Ranges

$T_a = -40$ to $+85$ °C, $V_{CC} = 2.7$ to 3.6 V

Parameter	Symbol	Ratings			Unit
		min.	typ.	max.	
Supply voltage	V_{CC}	2.7	3.0	3.6	V
Input voltage	V_{IH}	$V_{CC} - 0.4$	—	$V_{CC} + 0.3$	V
	V_{IL}	-0.3^*	—	+0.4	V

* When pulsewidth is less than 30 ns, the minimum value is -2.0 V.

DC Electrical Characteristics

$T_a = -40$ to $+85$ °C, $V_{CC} = 2.7$ to 3.6 V

Parameter		Symbol	Conditions	Ratings			Unit	
				min.	typ.*	max.		
Input leakage current		I _{LI}	V _{IN} = 0 V to V _{CC}	-1.0	-	+1.0	μA	
I/O leakage current		I _{LO}	V _{CE1} = V _{IH} or V _{CE2} = V _{IL} or V _{OE} = V _{IH} or V _{WE} = V _{IL} V _{IO} = 0 V to V _{CC}	-1.0	-	+1.0	μA	
Output high level voltage		V _{OH}	I _{OH} = -2.0 mA	V _{CC} - 0.4	-	-	V	
Output low level voltage		V _{OL}	I _{OL} = 2.0 mA	-	-	0.4	V	
Operating supply current	V _{CC} - 0.2 V/0.2 V input	I _{CCA1}	V _{CE1} ≤ 0.2 V, V _{CE2} ≥ V _{CC} - 0.2 V, I _{IO} = 0 mA, V _{IN} ≤ 0.2 V or V _{IN} ≥ V _{CC} - 0.2 V	T _a ≤ 70 °C	-	0.01	1.0	μA
				T _a ≤ 85 °C	-	-	3.0	μA
	V _{CC} - 0.4 V/0.4 V input	I _{CCA2}	V _{CE1} = V _{IL} , V _{CE2} = V _{IH} , I _{IO} = 0 mA, V _{IN} = V _{IH} or V _{IL}	-	-	-	4	mA
				I _{CCA3}	V _{CE1} = V _{IL} , V _{CE2} = V _{IH} , I _{IO} = 0 mA, duty = 100%	min. cycle	-	-
		200 ns cycle	-			-	15	mA
		1 μs cycle	-			-	10	mA
Standby supply current	V _{CC} - 0.2 V/0.2 V input	I _{CCS1}	V _{CE2} ≤ 0.2 V or (V _{CE1} ≥ V _{CC} - 0.2 V, V _{CE2} ≥ V _{CC} - 0.2 V)	T _a ≤ 70 °C	-	0.01	1.0	μA
				T _a ≤ 85 °C	-	-	3.0	μA
	V _{CC} - 0.4 V/0.4 V input	I _{CCS2}	V _{CE2} = V _{IL} or V _{CE1} = V _{IH} , V _{IN} = 0 V to V _{CC}	-	-	-	1	mA

* $V_{CC} = 3.0$ V, $T_a = 25$ °C

LC3564RM/RMF-10LV/12LV/15LV

AC Electrical Characteristics

$T_a = -40$ to $+85$ °C, $V_{CC} = 2.7$ to 3.6 V

AC test conditions

Input pulse voltage level: $V_{IH} = V_{CC} - 0.4$ V,
 $V_{IL} = 0.4$ V

Input/output timing level: $V_{CC}/2$

Output load: 30 pF (including jig capacitance)

Input rise and fall times: 5 ns

Read Cycle

Parameter	Symbol	LC3564RM/RMF						Unit
		10LV		12LV		15LV		
		min.	max.	min.	max.	min.	max.	
Read cycle time	t _{RC}	100	–	120	–	150	–	ns
Address access time	t _{AA}	–	100	–	120	–	150	ns
$\overline{CE1}$ access time	t _{CA1}	–	100	–	120	–	150	ns
CE2 access time	t _{CA2}	–	100	–	120	–	150	ns
$\overline{OE}$ access time	t _{OA}	–	50	–	60	–	75	ns
Output hold time	t _{OH}	10	–	10	–	10	–	ns
$\overline{CE1}$ output enable time	t _{COE1}	10	–	10	–	10	–	ns
CE2 output enable time	t _{COE2}	10	–	10	–	10	–	ns
$\overline{OE}$ output enable time	t _{OOE}	5	–	5	–	5	–	ns
$\overline{CE1}$ output disable time	t _{COD1}	–	35	–	40	–	50	ns
CE2 output disable time	t _{COD2}	–	35	–	40	–	50	ns
$\overline{OE}$ output disable time	t _{OOD}	–	25	–	30	–	40	ns

Write Cycle

Parameter	Symbol	LC3564RM/RMF						Unit
		10LV		12LV		15LV		
		min.	max.	min.	max.	min.	max.	
Write cycle time	tWC	100	–	120	–	150	–	ns
Address setup time	tAS	0	–	0	–	0	–	ns
Write pulsewidth	tWP	60	–	70	–	80	–	ns
$\overline{CE1}$ setup time	tCW1	70	–	80	–	90	–	ns
CE2 setup time	tCW2	70	–	80	–	90	–	ns
Write recovery time	tWR	0	–	0	–	0	–	ns
$\overline{CE1}$ write recovery time	tWR1	0	–	0	–	0	–	ns
CE2 write recovery time	tWR2	0	–	0	–	0	–	ns
Data setup time	tDS	50	–	55	–	60	–	ns
Data hold time	tDH	0	–	0	–	0	–	ns
$\overline{CE1}$ data hold time	tDH1	0	–	0	–	0	–	ns
CE2 data hold time	tDH2	0	–	0	–	0	–	ns
$\overline{WE}$ output enable time	tWOE	5	–	5	–	5	–	ns
$\overline{WE}$ output disable time	tWOD	–	35	–	40	–	45	ns

2 V Operation

DC Recommended Operating Ranges

$T_a = -40$ to $+85$ °C, $V_{CC} = 2.0$ to 2.4 V

Parameter	Symbol	Ratings			Unit
		min.	typ.	max.	
Supply voltage	V_{CC}	2.0	2.2	2.4	V
Input voltage	V_{IH}	$V_{CC} - 0.4$	–	$V_{CC} + 0.3$	V
	V_{IL}	–0.3	–	+0.4	V

DC Electrical Characteristics

$T_a = -40$ to $+85$ °C, $V_{CC} = 2.0$ to 2.4 V

Parameter		Symbol	Conditions	Ratings			Unit
				min.	typ.*	max.	
Input leakage current		I_{LI}	$V_{IN} = 0$ V to V_{CC}	–1.0	–	+1.0	μA
I/O leakage current		I_{LO}	$V_{CE1} = V_{IH}$ or $V_{CE2} = V_{IL}$ or $V_{OE} = V_{IH}$ or $V_{WE} = V_{IL}$, $V_{IO} = 0$ V to V_{CC}	–1.0	–	+1.0	μA
Output high level voltage		V_{OH}	$I_{OH} = -0.5$ mA	$V_{CC} - 0.2$	–	–	V
Output low level voltage		V_{OL}	$I_{OL} = 0.5$ mA	–	–	0.2	V
Operating supply current	$V_{CC} - 0.2$ V/0.2 V input	I_{CCA1}	$V_{CE1} \leq 0.2$ V, $V_{CE2} \geq V_{CC} - 0.2$ V, $I_{IO} = 0$ mA, $V_{IN} \leq 0.2$ V or $V_{IN} \geq V_{CC} - 0.2$ V	$T_a \leq 70$ °C	–	0.01	0.85 μA
				$T_a \leq 85$ °C	–	–	2.5 μA
	$V_{CC} - 0.4$ V/0.4 V input	I_{CCA2}	$V_{CE1} = V_{IL}$, $V_{CE2} = V_{IH}$, $I_{IO} = 0$ mA, $V_{IN} = V_{IH}$ or V_{IL}	–	–	–	2 mA
		I_{CCA3}	$V_{CE1} = V_{IL}$, $V_{CE2} = V_{IH}$, $I_{IO} = 0$ mA, duty = 100%	min. cycle	–	–	10 mA
				1 μs cycle	–	–	5 mA
Standby supply current	$V_{CC} - 0.2$ V/0.2 V input	I_{CCS1}	$V_{CE2} \leq 0.2$ V or ($V_{CE1} \geq V_{CC} - 0.2$ V, $V_{CE2} \geq V_{CC} - 0.2$ V)	$T_a \leq 70$ °C	–	0.01	0.85 μA
				$T_a \leq 85$ °C	–	–	2.5 μA
	$V_{CC} - 0.4$ V/0.4 V input	I_{CCS2}	$V_{CE2} = V_{IL}$ or $V_{CE1} = V_{IH}$, $V_{IN} = 0$ V to V_{CC}	–	–	–	800 μA

* $V_{CC} = 2.2$ V, $T_a = 25$ °C

AC Electrical Characteristics

$T_a = -40$ to $+85$ °C, $V_{CC} = 2.0$ to 2.4 V

AC test conditions

Input pulse voltage level: $V_{IH} = V_{CC} - 0.4$ V,
 $V_{IL} = 0.4$ V

Input/output timing level: $V_{CC}/2$

Output load: 30 pF (including jig capacitance)

Input rise and fall times: 10 ns

Read Cycle


Parameter	Symbol	LC3564RM/RMF						Unit
		10LV		12LV		15LV		
		min.	max.	min.	max.	min.	max.	
Read cycle time	t _{RC}	200	—	250	—	300	—	ns
Address access time	t _{AA}	—	200	—	250	—	300	ns
$\overline{CE1}$ access time	t _{CA1}	—	200	—	250	—	300	ns
CE2 access time	t _{CA2}	—	200	—	250	—	300	ns
$\overline{OE}$ access time	t _{OA}	—	120	—	130	—	150	ns
Output hold time	t _{OH}	10	—	10	—	10	—	ns
$\overline{CE1}$ output enable time	t _{COE1}	10	—	10	—	10	—	ns
CE2 output enable time	t _{COE2}	10	—	10	—	10	—	ns
$\overline{OE}$ output enable time	t _{ODE}	5	—	5	—	5	—	ns
$\overline{CE1}$ output disable time	t _{COD1}	—	70	—	80	—	100	ns
CE2 output disable time	t _{COD2}	—	70	—	80	—	100	ns
$\overline{OE}$ output disable time	t _{OOD}	—	50	—	60	—	80	ns

Write Cycle


Parameter	Symbol	LC3564RM/RMF						Unit
		10LV		12LV		15LV		
		min.	max.	min.	max.	min.	max.	
Write cycle time	tWC	200	—	250	—	300	—	ns
Address setup time	tAS	0	—	0	—	0	—	ns
Write pulsewidth	tWP	120	—	140	—	160	—	ns
$\overline{CE1}$ setup time	tCW1	140	—	160	—	180	—	ns
CE2 setup time	tCW2	140	—	160	—	180	—	ns
Write recovery time	tWR	0	—	0	—	0	—	ns
$\overline{CE1}$ write recovery time	tWR1	0	—	0	—	0	—	ns
CE2 write recovery time	tWR2	0	—	0	—	0	—	ns
Data setup time	tDS	120	—	130	—	150	—	ns
Data hold time	tDH	0	—	0	—	0	—	ns
$\overline{CE1}$ data hold time	tDH1	0	—	0	—	0	—	ns
CE2 data hold time	tDH2	0	—	0	—	0	—	ns
$\overline{WE}$ output enable time	tWOE	5	—	5	—	5	—	ns
$\overline{WE}$ output disable time	tWOD	—	70	—	80	—	90	ns



Timing Chart

Read Cycle: Note 1



Write Cycle 1 ($\overline{WE}$ write): Note 6



Write Cycle 2 ($\overline{\text{CE1}}$ write): Note 6**Write Cycle 3 (CE2 write): Note 6****Notes**

- $\overline{\text{WE}}$ should be held HIGH during the read cycle.
- Do not apply external signals that are out-of-phase with DOUT.
- t_{WP} is a period when $\overline{\text{CE1}}$ and $\overline{\text{WE}}$ are LOW and CE2 is HIGH. It is measured from when $\overline{\text{WE}}$ goes LOW to when either $\overline{\text{CE1}}$ and $\overline{\text{WE}}$ go HIGH or CE2 goes LOW, whichever occurs first.
- t_{CW1} and t_{CW2} are periods when $\overline{\text{CE1}}$ and $\overline{\text{WE}}$ are LOW and CE2 is HIGH. They are measured from when $\overline{\text{CE1}}$ goes LOW and CE2 goes HIGH, respectively, to when either $\overline{\text{CE1}}$ and $\overline{\text{WE}}$ go HIGH or CE2 goes LOW, whichever occurs first.
- The outputs DOUT1 to DOUT8 are in a high-impedance state when $\overline{\text{OE}}$ is HIGH, $\overline{\text{CE1}}$ is HIGH, CE2 is LOW and $\overline{\text{WE}}$ is LOW.
- During the write cycle, $\overline{\text{OE}}$ is V_{BI} or V_{IL} .
- DOUT has the same phase as the write data.

7997076 0015337 24T

Data Retention Characteristics

 $T_a = -40$ to $+85$ °C


3 V Operation

Parameter	Symbol	Conditions	Ratings			Unit
			min.	typ.	max.	
Data retention supply voltage	V _{DR1}	$V_{CE1} \geq V_{CC} - 0.2$ V, $V_{CE2} \geq V_{CC} - 0.2$ V or $V_{CE2} \leq 0.2$ V	2.0	—	—	V
	V _{DR2}	$V_{CE2} \leq 0.2$ V	2.0	—	—	V
Chip enable setup time	t _{CDR}		0	—	—	ns
Chip enable hold time	t _R		t _{RC}	—	—	ns

Note


t_{RC} is the read cycle time.

Data Retention Waveform 1 (CE1 control)



A01515

Data Retention Waveform 2 (CE2 control)



A01516


2 V Operation

Parameter	Symbol	Conditions	Ratings			Unit
			min.	typ.	max.	
Data retention supply voltage	V _{DR1}	$V_{CE1} \geq V_{CC} - 0.2$ V, $V_{CE2} \geq V_{CC} - 0.2$ V or $V_{CE2} \leq 0.2$ V	2.0	—	—	V
	V _{DR2}	$V_{CE2} \leq 0.2$ V	2.0	—	—	V

MEMORY PACKAGE DIMENSIONS


- All of Sanyo Memory package dimensions are illustrated below.
- All dimensions are in mm, and dimensions which are not followed by min. or max. are represented by typical values.
- No marking is indicated.

Package Dimensions 3012A(unit : mm)




SANYO : DIP28(600mil)

Package Dimensions 3158(unit : mm)




SANYO : SOP28(450mil)

Package Dimensions 3091(unit: mm)




SANYO : MFP28(375mil)

Package Dimensions 3187(unit: mm)




SANYO : SOP28D(450mil)

Package Dimensions 3123(unit : mm)




SANYO : DIP28(300mil)

Package Dimensions 3192(unit : mm)




SANYO : DIP32(600mil)

Package Dimensions 3133 (unit : mm)




SANYO : DIP28(300mil)

Package Dimensions 3195(unit: mm)




SANYO : SOP40(525mil)


Package Dimensions 3200(unit : mm)



Package Dimensions 3205(unit : mm)



Package Dimensions 3207(unit : mm)



Package Dimensions 3211(unit : mm)

