

**HYUNDAI**  
 SEMICONDUCTOR

**HYM5C9256**

256K×9-Bit CMOS DRAM MODULE

M421202B-OCT91

T-46-23-17

## DESCRIPTION

The HYM5C9256M is a 256K words by 9 bits dynamic RAM module and consists of nine HY53C256LF Fast Page mode CMOS DRAMs in 18 pin PLCC package mounted on a 30 pin glass-epoxy printed circuit board. 0.22μF decoupling capacitors are mounted under all the 256K DRAMs.

HYM5C9256M is suitable for easy interchange and addition of 256K bytes memory with parity RAM.

## FEATURES


- Fast Page Mode operation
- Fast access time

|               | t <sub>RAC</sub> | t <sub>CAC</sub> | t <sub>PC</sub> |
|---------------|------------------|------------------|-----------------|
| HYM5C9256-70  | 70               | 15               | 50              |
| HYM5C9256-80  | 80               | 20               | 55              |
| HYM5C9256-100 | 100              | 25               | 60              |
| HYM5C9256-120 | 120              | 30               | 70              |

- Single power supply of 5V±10%
- CAS Before RAS, RAS only, Hidden Refresh.
- Low power operating
  - 3.47W max. (HYM5C9256M-70)
  - 2.97W max. (HYM5C9256M-80)
  - 2.48W max. (HYM5C9256M-100)
  - 2.23W max. (HYM5C9256M-120)
- TTL compatible inputs and outputs
- 256 refresh cycles / 4ms

4

## BLOCK DIAGRAM




## PIN NAMES

|                                  |                       |
|----------------------------------|-----------------------|
| A <sub>0</sub> -A <sub>8</sub>   | ADDRESS INPUT         |
| DQ <sub>0</sub> -DQ <sub>7</sub> | DATA INPUT/OUTPUT     |
| PD                               | DATA IN PARITY        |
| PQ                               | DATA OUT FOR PARITY   |
| RAS                              | ROW ADDRESS STROBE    |
| CAS                              | COLUMN ADDRESS STROBE |
| PCAS                             | CAS FOR PARITY        |
| WE                               | WRITE ENABLE          |
| V <sub>DD</sub>                  | POWER (+5V)           |
| V <sub>SS</sub>                  | GROUND                |

**HYM5C9256 262,144×9-Bit CMOS DRAM MODULE**

T-46-23-17

**PIN CONNECTIONS****HYM5C9256M****NOTES :**

1. Common  $\overline{\text{CAS}}$  control for eight data-in and data-out lines (DQ<sub>0</sub>-DQ<sub>7</sub>).
2. Separate  $\overline{\text{PCAS}}$  control for one separate pair of data-in (PD) and data-out (PQ) lines.
3. The common I/O feature dictates the use of only early write operations to prevent contention on data-in and data-out (DQ<sub>0</sub>-DQ<sub>7</sub>).

## HYM5C9256 262,144×9-Bit CMOS DRAM MODULE

T-46-23-17

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL            | PARAMETER                                | RATING      | UNIT |
|-------------------|------------------------------------------|-------------|------|
| $T_A$             | Ambient Temperature                      | 0 to 70     | °C   |
| $T_{STG}$         | Storage Temperature                      | -55 to 150  | °C   |
| $V_{IN}, V_{OUT}$ | Voltage on Any Pin Relative to $V_{SS}$  | -1.0 to 7.0 | V    |
| $V_{DD}$          | Voltage on $V_{DD}$ Relative to $V_{SS}$ | -1.0 to 7.0 | V    |
| $I_{OS}$          | Short Circuit Output Current             | 50          | mA   |
| $P_T$             | Power Dissipation                        | 9           | W    |

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

## RECOMMENDED DC OPERATING CONDITIONS

 $(T_A = 0^\circ\text{C to } 70^\circ\text{C})$ 

| SYMBOL   | PARAMETER          | MIN. | TYP. | MAX.         | UNIT |
|----------|--------------------|------|------|--------------|------|
| $V_{DD}$ | Supply Voltage     | 4.5  | 5.0  | 5.5          | V    |
| $V_{IH}$ | Input High Voltage | 2.4  | —    | $V_{DD} + 1$ | V    |
| $V_{IL}$ | Input Low Voltage  | -1.0 | —    | 0.8          | V    |

NOTE : All voltages are reference to  $V_{SS}$ .

## DC CHARACTERISTICS

 $(T_A = 0^\circ\text{C to } 70^\circ\text{C}, V_{DD} = 5V \pm 10\%, V_{SS} = 0V, \text{ unless otherwise noted.})$ 

| SYMBOL     | PARAMETER                                                | TEST CONDITIONS                                                           | SPEED | HYM5C9256M |      | UNIT          | NOTE |
|------------|----------------------------------------------------------|---------------------------------------------------------------------------|-------|------------|------|---------------|------|
|            |                                                          |                                                                           |       | MIN.       | MAX. |               |      |
| $ I_{LI} $ | Input Leakage Current(any input pin)                     | $V_{SS} \leq V_{IN} \leq V_{DD}$                                          |       |            | 90   | $\mu\text{A}$ |      |
| $ I_{LO} $ | Output Leakage Current for High Impedance State          | $V_{SS} \leq D_{OUT} \leq V_{DD}$<br>$RAS, CAS$ at $V_{IH}$               |       |            | 10   | $\mu\text{A}$ |      |
| $I_{DD1}$  | $V_{DD}$ Supply Current, Operating                       | $t_{RC} = t_{RC}(\text{min.})$                                            | -70   |            | 630  | mA            | 1, 2 |
|            |                                                          |                                                                           | -80   |            | 540  |               |      |
|            |                                                          |                                                                           | -10   |            | 450  |               |      |
|            |                                                          |                                                                           | -12   |            | 405  |               |      |
| $I_{DD2}$  | $V_{DD}$ Supply Current, TTL Standby                     | $RAS, CAS$ at $V_{IH}$<br>other inputs $\geq V_{SS}$                      |       |            | 18   | mA            |      |
| $I_{DD3}$  | $V_{DD}$ Supply Current,<br>$RAS$ -only Refresh          | $t_{RC} = t_{RC}(\text{min.})$                                            | -70   |            | 630  | mA            | 2    |
|            |                                                          |                                                                           | -80   |            | 540  |               |      |
|            |                                                          |                                                                           | -10   |            | 450  |               |      |
|            |                                                          |                                                                           | -12   |            | 405  |               |      |
| $I_{DD4}$  | $V_{DD}$ Supply Current,<br>Fast Page Mode               | Minimum Cycle                                                             | -70   |            | 405  | mA            | 1, 2 |
|            |                                                          |                                                                           | -80   |            | 360  |               |      |
|            |                                                          |                                                                           | -10   |            | 315  |               |      |
|            |                                                          |                                                                           | -12   |            | 270  |               |      |
| $I_{DD5}$  | $V_{DD}$ Supply Current,<br>CMOS Standby                 | $RAS \geq V_{DD} - 0.2V, CAS = V_{IH}, \text{ other inputs } \geq V_{SS}$ |       |            | 9    | mA            | 1    |
| $I_{DD6}$  | $V_{DD}$ Supply Current,<br>$CAS$ -Before- $RAS$ Refresh | $t_{RC} = t_{RC}(\text{min.})$                                            | -70   |            | 630  | mA            | 2    |
|            |                                                          |                                                                           | -80   |            | 540  |               |      |
|            |                                                          |                                                                           | -10   |            | 450  |               |      |
|            |                                                          |                                                                           | -12   |            | 405  |               |      |
| $V_{OL}$   | Output Low Voltage                                       | $I_{OL} = 4.2\text{mA}$                                                   |       |            | 0.4  | V             |      |
| $V_{OH}$   | Output High Voltage                                      | $I_{OH} = -5\text{mA}$                                                    |       | 2.4        |      | V             |      |

NOTES :

- $I_{DD}$  depends on output loading when the device output is selected. Specified  $I_{DD}(\text{max.})$  is measured with the output open.
- $I_{DD}$  depends upon the number of address transitions. Specified  $I_{DD}(\text{max.})$  is measured with a maximum of two transitions per address cycle in fast page mode.

## HYM5C9256 262,144×9-Bit CMOS DRAM MODULE

T-46-23-17

## AC CHARACTERISTICS

(T<sub>A</sub>=0°C to 70°C, V<sub>DD</sub>=5V±10%, V<sub>SS</sub>=0V, unless otherwise noted.)

| #  | SYMBOL           | PARAMETER                                | HYM5C9256M |      |      |      |      |      |      |      | UNIT | NOTE   |  |  |
|----|------------------|------------------------------------------|------------|------|------|------|------|------|------|------|------|--------|--|--|
|    |                  |                                          | 70         |      | 80   |      | 10   |      | 12   |      |      |        |  |  |
|    |                  |                                          | MIN.       | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |      |        |  |  |
| 1  | t <sub>RAS</sub> | RAS Pulse Width                          | 70         | 10K  | 80   | 10K  | 100  | 10K  | 120  | 10K  | ns   |        |  |  |
| 2  | t <sub>RC</sub>  | Read or Write Cycle Time                 | 130        |      | 145  |      | 175  |      | 205  |      | ns   |        |  |  |
| 3  | t <sub>RP</sub>  | RAS Precharge Time                       | 50         |      | 55   |      | 65   |      | 75   |      | ns   |        |  |  |
| 4  | t <sub>ASR</sub> | Row Address Set-up Time                  | 0          |      | 0    |      | 0    |      | 0    |      | ns   |        |  |  |
| 5  | t <sub>RAH</sub> | Row Address Hold Time                    | 15         |      | 15   |      | 15   |      | 20   |      | ns   |        |  |  |
| 6  | t <sub>RAL</sub> | Column Address to RAS Lead Time          | 35         |      | 40   |      | 45   |      | 55   |      | ns   |        |  |  |
| 7  | t <sub>RAD</sub> | RAS to Column Address Delay Time         | 20         | 35   | 20   | 40   | 20   | 55   | 25   | 65   | ns   | 1      |  |  |
| 8  | t <sub>ASC</sub> | Column Address Set-up Time               | 0          |      | 0    |      | 0    |      | 0    |      | ns   |        |  |  |
| 9  | t <sub>CAH</sub> | Column Address Hold Time                 | 15         |      | 15   |      | 20   |      | 25   |      | ns   |        |  |  |
| 10 | t <sub>RCD</sub> | RAS to CAS Delay                         | 25         | 55   | 25   | 60   | 25   | 75   | 30   | 90   | ns   | 2      |  |  |
| 11 | t <sub>RAC</sub> | Access Time from RAS                     |            | 70   |      | 80   |      | 100  |      | 120  | ns   | 3,4,5  |  |  |
| 12 | t <sub>AA</sub>  | Access Time From Column Address          |            | 35   |      | 40   |      | 45   |      | 55   | ns   | 5,6,12 |  |  |
| 13 | t <sub>CAC</sub> | Access Time from CAS                     |            | 15   |      | 20   |      | 25   |      | 30   | ns   | 5,12   |  |  |
| 14 | t <sub>CAS</sub> | CAS Pulse Width                          | 15         | 75K  | 20   | 75K  | 25   | 75K  | 30   | 75K  | ns   |        |  |  |
| 15 | t <sub>RS</sub>  | RAS Hold Time                            | 15         |      | 20   |      | 25   |      | 30   |      | ns   |        |  |  |
| 16 | t <sub>RCS</sub> | Read Command Set-up Time                 | 0          |      | 0    |      | 0    |      | 0    |      | ns   |        |  |  |
| 17 | t <sub>RCH</sub> | Read Command Hold Time Referenced to CAS | 5          |      | 5    |      | 5    |      | 5    |      | ns   | 7      |  |  |
| 18 | t <sub>RRH</sub> | Read Command Hold Time Referenced to RAS | 5          |      | 5    |      | 5    |      | 5    |      | ns   | 7      |  |  |
| 19 | t <sub>CRP</sub> | CAS to RAS Precharge Time                | 15         |      | 15   |      | 15   |      | 20   |      | ns   |        |  |  |
| 20 | t <sub>OFF</sub> | Output Buffer Turn Off Delay             | 0          | 15   | 0    | 20   | 0    | 25   | 0    | 30   | ns   | 8      |  |  |
| 21 | t <sub>WP</sub>  | Write Command Pulse Width                | 15         |      | 15   |      | 20   |      | 25   |      | ns   |        |  |  |
| 22 | t <sub>CP</sub>  | CAS Precharge Time                       | 15         |      | 15   |      | 20   |      | 25   |      | ns   |        |  |  |
| 23 | t <sub>AR</sub>  | Column Address Hold Time From RAS        | 55         |      | 60   |      | 70   |      | 80   |      | ns   |        |  |  |
| 24 | t <sub>WCR</sub> | Write Command Hold Time From RAS         | 55         |      | 60   |      | 70   |      | 80   |      | ns   |        |  |  |
| 25 | t <sub>WCS</sub> | Write Command Set-up Time                | 0          |      | 0    |      | 0    |      | 0    |      | ns   | 9,10   |  |  |
| 26 | t <sub>WCH</sub> | Write Command Hold Time                  | 15         |      | 15   |      | 20   |      | 25   |      | ns   |        |  |  |
| 27 | t <sub>DS</sub>  | Data In Set-up Time                      | 0          |      | 0    |      | 0    |      | 0    |      | ns   | 11     |  |  |
| 28 | t <sub>DH</sub>  | Data In Hold Time                        | 15         |      | 15   |      | 20   |      | 25   |      | ns   | 11     |  |  |
| 29 | t <sub>DHR</sub> | Data In Hold Time Reference to RAS       | 55         |      | 60   |      | 70   |      | 80   |      | ns   |        |  |  |
| 30 | t <sub>CPA</sub> | Access Time from CAS Precharge           |            | 45   |      | 50   |      | 55   |      | 65   | ns   | 12     |  |  |

## HYM5C9256 262,144×9-Bit CMOS DRAM MODULE

T-46-23-17

| #  | SYMBOL           | PARAMETER                                                                                           | HYM5C9256M |      |      |      |      |      |      |      | UNIT | NOTE |  |  |
|----|------------------|-----------------------------------------------------------------------------------------------------|------------|------|------|------|------|------|------|------|------|------|--|--|
|    |                  |                                                                                                     | 70         |      | 80   |      | 10   |      | 12   |      |      |      |  |  |
|    |                  |                                                                                                     | MIN.       | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |      |      |  |  |
| 31 | t <sub>PC</sub>  | Fast Page Mode Cycle time                                                                           | 50         |      | 55   |      | 60   |      | 70   |      | ns   |      |  |  |
| 32 | t <sub>RWL</sub> | Write Command to $\overline{\text{RAS}}$ Lead Time                                                  | 20         |      | 25   |      | 30   |      | 35   |      | ns   |      |  |  |
| 33 | t <sub>CWL</sub> | Write Command to $\overline{\text{CAS}}$ Lead Time                                                  | 20         |      | 25   |      | 30   |      | 35   |      | ns   |      |  |  |
| 34 | t <sub>RPC</sub> | $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time                                   | 0          |      | 0    |      | 0    |      | 0    |      | ns   |      |  |  |
| 35 | t <sub>CSR</sub> | $\overline{\text{CAS}}$ Set-up Time, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh | 10         |      | 10   |      | 10   |      | 10   |      | ns   |      |  |  |
| 36 | t <sub>CHR</sub> | $\overline{\text{CAS}}$ Hold Time, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh   | 20         |      | 25   |      | 30   |      | 40   |      | ns   |      |  |  |
| 37 | t <sub>T</sub>   | Transition Time(Rise and Fall)                                                                      | 3          | 25   | 3    | 25   | 3    | 25   | 3    | 25   | ns   |      |  |  |
| 38 | t <sub>REF</sub> | Refresh Interval(256 cycle)                                                                         |            | 4    |      | 4    |      | 4    |      | 4    | ms   |      |  |  |

## NOTES:

- Operation within the t<sub>RAD</sub>(max.) limit insures that t<sub>RAC</sub>(max.) can be met. t<sub>RAD</sub>(max.) is specified as a referenced point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max.) limit, then the access time is controlled by t<sub>AA</sub> and t<sub>CAC</sub>.
- Operation within the t<sub>RCD</sub>(max.) limit insures that t<sub>RAC</sub>(max.) can be met. t<sub>RCD</sub>(max.) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max.) limit, then the access time is controlled by t<sub>CAC</sub>.
- Assume t<sub>RAD</sub> ≤ t<sub>RAD</sub>(max.). If t<sub>RAD</sub> is greater than t<sub>RAD</sub>(max.) then t<sub>RAC</sub> will increase by the amount that t<sub>RAD</sub> exceeds t<sub>RAD</sub>(max.).
- Assume t<sub>RCD</sub> ≤ t<sub>RCD</sub>(max.). If t<sub>RCD</sub> is greater than t<sub>RCD</sub>(max.) then t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds t<sub>RCD</sub>(max.).
- Measured with a load equivalent to two TTL loads and 100 pF.
- Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub>(max.) and t<sub>RAD</sub> ≤ t<sub>RAD</sub>(max.).
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub>(max.) and t<sub>RAD</sub> ≥ t<sub>RAD</sub>(max.).
- Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- t<sub>OFF</sub> define the time at which the data output achieves the open circuit condition and is not referenced to the output voltage levels.
- t<sub>WCS</sub> is not a restrictive operating parameter. This is included in the data sheet as a electrical characteristic only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub>(min), the cycle is an early write cycle and the data out pin will remain open circuit(high impedance) throughout the entire cycle.
- t<sub>PS</sub> and t<sub>PH</sub> are referenced to the latter occurrence of  $\overline{\text{CAS}}$  or  $\overline{\text{WE}}$ .
- Access time is determined by the longer of t<sub>AA</sub>, t<sub>CAC</sub>, t<sub>CPA</sub>.
- t<sub>T</sub> is measured between V<sub>IH</sub>(min.) and V<sub>IL</sub>(max.).
- AC measurements assume t<sub>r</sub> = 5ns.
- An initial pause of 200μs is required after power-up and followed by at least 8 initialization cycles(any combination of cycles containing a  $\overline{\text{RAS}}$  clock such as  $\overline{\text{RAS}}$ -only refresh). 8 initialization cycles are required after extended period of bias without clocks.

4

## CAPACITANCE

(T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted.)

| SYMBOL           | PARAMETER                                                                                                                       | TYP. | MAX. | UNIT |
|------------------|---------------------------------------------------------------------------------------------------------------------------------|------|------|------|
| C <sub>IN1</sub> | Input Capacitance(A <sub>0</sub> -A <sub>8</sub> , $\overline{\text{WE}}$ , $\overline{\text{CAS}}$ , $\overline{\text{RAS}}$ ) | —    | 60   | pF   |
| C <sub>IN2</sub> | Input Capacitance(PD, $\overline{\text{PCAS}}$ )                                                                                | —    | 10   | pF   |
| C <sub>DQ</sub>  | I/O Capacitance(DQ <sub>0</sub> -DQ <sub>7</sub> )                                                                              | —    | 15   | pF   |
| C <sub>PQ</sub>  | Output Capacitance(PQ)                                                                                                          | —    | 10   | pF   |


## HYM5C9256 262,144×9-Bit CMOS DRAM MODULE

T-46-23-17


## TIMING DIAGRAM

( $\overline{\text{CAS}}$  includes  $\overline{\text{PCAS}}$  and  $\overline{\text{CAS}}$ ,  $\text{D}_{\text{IN}}$  includes  $\text{DQ}_0\text{--DQ}_7$  and  $\text{PD}$ ,  $\text{D}_{\text{OUT}}$  includes  $\text{DQ}_0\text{--DQ}_7$  and  $\text{PQ}$ .)

## READ CYCLE




## EARLY WRITE CYCLE



## HYM5C9256 262,144×9-Bit CMOS DRAM MODULE


T-46-23-17

## FAST PAGE MODE READ CYCLE





4

## FAST PAGE MODE EARLY WRITE CYCLE



**HYM5C9256 262,144×9-Bit CMOS DRAM MODULE**


T-46-23-17

 **$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE** **$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE**


## HYM5C9256 262,144×9-Bit CMOS DRAM MODULE

T-46-23-17

## HIDDEN REFRESH CYCLE (READ)



## HIDDEN REFRESH CYCLE (WRITE)



**HYM5C9256 262,144×9-Bit CMOS DRAM MODULE**

T-46-23-17

**CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE**