


# Frequency Synthesizers

#### **Features**

- Proprietary crystal oscillator circuitry provides low REFOUT jitter, excellent duty cycle
- • Power-on delay feature ensures full  $\mathbf{V}_{DD}$  is reached prior to output activation
- 3.3V and 5V operation supported including the VRE (Voltage Regulated Extended) specification for Pentium® processor
- Pin and function compatible with AV9154/AV9155
- Integral PLL loop filter components ensures stable PLL operation in noisy system environment

- Smooth frequency transition of CPU and 2XCPU outputs
- Compatible with Intel X86 and other high-performance processors
- . Up to eight outputs for CPU and peripherals
- · Supports Green PC and notebook designs
- · Custom options available with metal layer change
- High-performance, low-power CMOS
- Available in 16- (150-mil) and 20-pin SOIC package (300-mil)



Intel and Pentium are registered trademarks of Intel Corporation.



# **Pin Definitions**

Pin Name	Pin Type	Pin # -05, -09	Pin # -08	Pin # -59	Pin # -61	Pin Description
1.843MHz	0	N/A	N/A	1	1	Fixed 1.843-MHz output for serial I/O clock application
12MHz	0	N/A	N/A	7	8	Fixed 12-MHz output for keyboard clock application
16MHz	0	N/A	N/A	N/A	6	Fixed 16-MHz output for APIC or bus clock application
REF	0	11	11	11	13, 14	Fixed Reference output.
24MHz	0	N/A	N/A	6	7	Fixed 24-MHz output for floppy drive or super I/O application
32MHz	0	7	7	N/A	N/A	Fixed 32-MHz output for ISA or PCI bus clock application
40MHz	0	6	N/A	N/A	N/A	Fixed 40-MHz output for SCSI clock application
47.059MHz	0	N/A	15	N/A	N/A	Fixed 47.059-MHz output
2XCPU	0	N/A	N/A	N/A	17	2X Clock Output (refer to Frequency Selection table)
CPU	0	15	N/A	14	18	Clock Output (refer to Frequency Selection table)
NC		10, 14	1, 6, 10, 14, 16	N/A	N/A	No Connect
OE	I	9	9	9	10	Output Enable, puts all outputs in high-impedance state when LOW
PD	l	N/A	N/A	10	12	Power Down input, puts device in power-down mode when LOW
FS0	ı	1	N/A	15	20	Frequency Selection input, LSB
FS1		16	N/A	16	19	Frequency Selection input
FS2	ı	N/A	N/A	N/A	11	Frequency Selection input
VDD	Р	4, 13	4, 13	4, 13	4, 16	Power supply connection
GND	G	5, 8, 12	5, 8, 12	5, 8, 12	5, 9, 15	Ground connection
X1	T	3	3	3	3	Crystal connection or external clock frequency input
X2	0	2	2	2	2	Crystal connection, leave unconnected when driving X1 with external clock



### Overview

The W48C54A and W48C55A are general-purpose clock generator ICs. Some of the standard device options described in this document are designed for PC motherboard and embedded applications. Backward compatible with the W48C54 and W48C55, these dual-PLL clock devices incorporate an improved crystal oscillator as well as other refinements. On-chip loop filter components ensure stable operation even with the noise typical of a digital system. Device functionality, including input/output options and frequency selection is determined by a single metal mask that allows quick-turn customization capability. Both 3.3- and 5-volt operation are supported.

The improved crystal oscillator of the W48C54A and W48C55A most notably provides improved duty cycle at the reference output(s). With this new design, duty cycle is not affected by varying operating conditions such as with the addition of external crystal load capacitors. Clock jitter from the 14.318-MHz output(s) is also improved, as is the crystal oscillation frequency accuracy.

Like the W48C54 and W48C55, the W48C54A and W48C55A have a unique power-on delay circuit. This feature allows compatibility with certain microprocessor devices that cannot withstand clock input toggling until full supply voltage is reached. Upon application of power to the V<sub>DD</sub> pins, the W48C54A/55A output clocks are delayed (held LOW) for approximately 15 ms, after which they assume normal operation.

### **Functional Description**

The Functional Block Diagram shows the reference clock source can be a crystal connected across the X1 and X2 input pins, alternatively input clock connected to the X1 input pin. In the latter case, the X2 pin is left open. With either source as reference, both the W48C54A and W48C55A generate all necessary clocks at their respective frequencies to drive the specified clocks. To provide the broadest possible range of frequencies typically required for CPU mother-board designs, the target frequencies can be selected via up to four select inputs. Consult the appropriate tables for the clock selection range. In addition, the W48C54A/55A can provide rebuffered reference clock outputs.

Both the W48C54A and W48C55A offer smooth transitions when changing CPU/2XCPU output frequency. This feature

can best be used by power management systems where it is frequently necessary to slow down the clock to conserve power. By controlling the rate of frequency transition, both devices are designed to be compatible with Intel® cycle-to-cycle processor timing specifications.

Power down capability is available in selected versions of the W48C54A and W48C55A. When  $\overline{PD}$  is active (LOW), the device is placed in a standby mode during which power dissipation is at its minimum; all clock outputs are forced LOW. Partial power is also an available option, wherein selected outputs are disabled or enabled according to a logic input.

Table 1. Frequency Selection for W48C54A

	-05		-09	-59	
FS1	FS0	FS0 CPU (MHz)		CPU (MHz)	
0	0	47.000	54.000	50.113	
0	1	47.000	18.800	40.568	
1	0	27.000	27.000	66.817	
1	. 1	36.000	36.000	33.409	
Input	/REF	20	20	14.318	

Table 2. Frequency Selection for W48C55A

			-61			
FS2	FS1	FS0	2XCPU (MHz)	CPU (MHz)		
0	0	0	8	4		
0	0	1	16	8		
0	1	0	32	16		
0	1	1	40	20		
1	0	0	50	25		
1	0	1	66.66	33.33		
1	1	0	80	40		
1	1	1	100 <sup>[1]</sup>	50 <sup>[1]</sup>		

#### Note:

Not guaranteed when V<sub>DD</sub> < 4.5V.</li>



# **Absolute Maximum Ratings**

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
V <sub>DD</sub>	V <sub>DD</sub> referenced to GND	7.0	V
T <sub>STG</sub>	Storage Temperature	-40 to +150	°C
T <sub>A</sub>	Operating Temperature	0 to +70	°C
V <sub>IN</sub>	V on I/O ref to GND	GND-5.0 to V <sub>DD</sub> +5.0	V
P <sub>D</sub>	Power Dissipation	0.5	W

### **Electrical Characteristics**

# **5.0V DC Characteristics** (0°C < $T_A$ < 70°C, $V_{DD}$ = 5.0V±10%)

Parameter	Description	Test Condition	Min	Тур	Max	Unit
V <sub>IL</sub>	Input Low Voltage	V <sub>DD</sub> = 5.0V			0.8	V
V <sub>IH</sub>	Input High Voltage	V <sub>DD</sub> = 5.0V	2.0			V
I	Input Low Current <sup>[2]</sup>	V <sub>IN</sub> = 0V			-100	μΑ
I <sub>IH</sub>	Input High Current	$V_{IN} = V_{DD}$			10	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 4 mA			0.4	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -1 \text{ mA}, V_{DD} = 5V$	V <sub>DD</sub> -0.4			٧
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -4 \text{ mA}, V_{DD} = 5V$	V <sub>DD</sub> -0.8			V
I <sub>DD</sub>	Supply Current <sup>[3]</sup>	No load		25	40	mA
F <sub>D</sub>	Output Frequency Change <sup>[4]</sup>	Over supply and temperature		0.002	0.01	%
I <sub>SC</sub>	Short Circuit Current	Each output clock	25	40		mA
I <sub>DDSTBY</sub>	Supply Current, Power Down <sup>[5]</sup>			300		μА
C <sub>IN</sub>	Input Capacitance	Except pins X1, X2			10	pF
CL	Load Capacitance	Pins X1 and X2		20		pF
R <sub>P</sub>	Pull-up Resistor Value	Except X1, X2		250		kΩ

Includes pull-up resistor.
 No output load capacitance, CPU or 2XCPU running at 50 MHz. Power supply current can change with different mask configuration.
 Consideration of reference crystal shift only.
 With full chip power-down pin LOW.



# **5.0V AC Characteristics** (0°C < $T_A$ < 70°C, $V_{DD}$ = 5.0V ±10%)

Parameter	Description	Conditions	Min	Тур	Max	Unit
T <sub>ICR</sub>	Input Clock Rise Time				20	ns
T <sub>ICF</sub>	Input Clock Fall Time				20	ns
TR	Output Rise Time, 0.8 to 2.0V	25-pF load		1	2	ns
TR	Rise Time, 20% to 80% V <sub>DD</sub>	25-pF load		2	4	ns
T <sub>F</sub>	Output Fall Time, 2.0 to 0.8V	25-pF load	,	1	2	ns
T <sub>F</sub>	Fall Time, 80% to 20% V <sub>DD</sub>	25-pF load		2	4	ns
D <sub>T</sub>	Duty Cycle, All Outputs	25-pF load	40/60	50/50	60/40	%
T <sub>JAB</sub>	Jitter, Absolute	16-100 MHz clocks			700	ps
F <sub>I</sub>	Input Frequency			14.318		MHz
T <sub>SK</sub>	Clock Skew between CPU and 2XCPU outputs				1.0	ns
T <sub>FT</sub>	Frequency Transition Time	From 8–100 MHz		40	50	ms

# 3.3V DC Characteristics (0°C < $T_A$ < 70°C, $V_{DD}$ = 3.3V±10%)

Parameter	Description	Test Condition	Min	Тур	Max	Unit
V <sub>IL</sub>	Input Low Voltage	V <sub>DD</sub> = 3.3V			0.15*V <sub>DD</sub>	٧
V <sub>IH</sub>	Input High Voltage	V <sub>DD</sub> = 3.3V	0.7*V <sub>DD</sub>			٧
I <sub>IL</sub>	Input Low Current <sup>[2]</sup>	V <sub>IN</sub> = 0V			-100	μΑ
I <sub>IH</sub>	Input High Current	$V_{IN} = V_{DD}$			10	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 4 mA			0.4	٧
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -4 \text{ mA}, V_{DD} = 3.3 \text{ V}$	2.4			٧
I <sub>DD</sub>	Supply Current <sup>[3]</sup>	No load		20	35	mA
F <sub>D</sub>	Output Frequency Change <sup>[4]</sup>	Over supply and temperature		0.002	0.01	%
I <sub>SC</sub>	Short Circuit Current	Each output clock	25	40		mA
C <sub>IN</sub>	Input Capacitance	Except pins X1, X2			10	рF
CL	Load Capacitance	Pins X1 and X2		20		рF
R <sub>P</sub>	Pull-up Resistor Value	Except X1, X2		250		kΩ

# 3.3V AC Characteristics (0°C < $T_A < 70^{\circ}\text{C}, \ V_{DD} = 3.3 \text{V} \pm 10\%)$

Parameter	Description	Conditions	Min	Тур	Max	Unit
T <sub>ICR</sub>	Input Clock Rise Time				20	ns
T <sub>ICF</sub>	Input Clock Fall Time				20	ns
T <sub>R</sub>	Rise Time, 20% to 80% V <sub>DD</sub>	15-pF load		2	4	ns
T <sub>F</sub>	Fall Time, 80% to 20% V <sub>DD</sub>	15-pF load		2	4	ns
D <sub>T</sub>	Duty Cycle, All Outputs	15-pF load	40/60	50/50	60/40	%
T <sub>JAB</sub>	Jitter, Absolute	16-80 MHz clocks			700	ps
Fi	Input Frequency			14.318		MHz
T <sub>SK</sub>	Clock Skew between CPU and 2XCPU outputs				1.0	ns
T <sub>FT</sub>	Frequency Transition Time	From 8–100 MHz		40	50	ms



### Recommended Board Layout: W48C54A/55A

For optimum performance in system applications, the power supply decoupling scheme shown in *Figure 1* should be used. All GND pins are connected to the ground plane.

 $V_{DD}$  decoupling is important to both reduce phase jitter and EMI radiation. The 0.1- $\mu F$  decoupling capacitors should be placed as close to the  $V_{DD}$  pins as possible, otherwise the increased trace inductance will negate its decoupling capability. the 10- $\mu F$  decoupling capacitor shown should be a tantalum type. For further EMI protection, the  $V_{DD}$  connection can be made via a ferrite bead, as shown.




Figure 1. Recommended Circuit Configuration

### **Ordering Information**


Ordering Code	Freq. Mask Code	Package Name	Package Type
W48C54A	05, 08, 09, 59	G	16-pin Plastic SOIC (150-mil)
W48C55A	61	G	20-pin Plastic SOIC (300-mil)

Document #: 38-00803



### **Package Diagrams**

### 20-Pin Small Outline Integrated Circuit (SOIC, 300-mll)




				TH	HIS TABLE	IN INCH	IES		
7 3 4		COMMO	N	Τ	NOTE		3		5
'm'	D	IMENSIO		N <sub>o</sub>	VARI-		Ď		Ň
1	MIN.	NOM.	MAX.	<sup>М</sup> о <sub>тс</sub>	ATIONS	MIN.	NÕM.	MAX.	<u> </u>
Α	.097	.101	.104		AA	.402	.407	.412	16
A,	.0050	.009	.0115		AB	.451	.456	.461	18
A.	.090	.092	.094		AC	.500	.505	.510	20
В	.014	.016	.019		AD	.602	.607	.612	24
0.0	0091	,010	.0125		AE	.701	.706	.711	26
D		VARIATION		3					
E .;	292	.296	.299		1		i i		i
e		.050 BSC			1		l		
H .	400	.406	.410		Ì				
h	.010	.013	.016		1				
LI.	.024	.032	.040		1				1
N E	SEE	VARIATION		5	1				1
œ	0°	5°	8°		1				ì
XI.	.085	.093	.100 Ti	i HIS	 TABLE IN I	MILLIME	TERS		1
	.085	, ,,,,,	ті	HIS		MILLIME			
		COMMO	TI		NOTE	MILLIME	3		5
	D	COMMOI	TI		NOTE		3 D	MAY	
W E	D MIN.	COMMOI IMENSIOI NOM.	TI NS MAX.	HIS	NOTE VARI- ATIONS	MIN.	3 D NOM.	MAX.	N
Υ <sub>ω</sub> Ε	D MIN. 2.46	COMMOI IMENSIOI NOM. 2.56	TI NS MAX. 2.64		NOTE VARI- ATIONS	MIN. 10.21	3 D NOM. 10,34	10,46	N 16
A A	D MIN. 2.46 0.127	COMMOI IMENSIOI NOM. 2.56 0.22	TI NS MAX. 2.64 0.29		NOTE VARI- ATIONS AA AB	MIN. 10.21 11.46	3 D NOM. 10,34 11,58	10,46 11,71	N 16 18
A	D MIN. 2.46 0.127 2.29	COMMOI IMENSIOI NOM. 2.56 0.22 2.34	TI NS MAX. 2.64 0.29 2.39		NOTE VARI- ATIONS AA AB AC	MIN. 10.21 11.46 12.70	3 D NOM. 10.34 11.58	10,46 11,71 12.95	16 18
A A B	D MIN. 2.46 0.127 2.29 0.35	COMMOI IMENSIOI NOM. 2.56 0.22 2.34 0.41	TI NS MAX. 2.64 0.29 2.39 0.48		NOTE VARI- ATIONS AA AB AC AD	MIN. 10.21 11.46 12.70 15.29	3 D NOM. 10.34 11.58 12.83 15.42	10,46 11,71 12,95 15,54	N 16 18 20 24
A A B C 0	D MIN. 2.46 0.127 2.29 0.35 .23	COMMOI IMENSIOI NOM. 2.56 0.22 2.34 0.41 0.25	TI NS MAX. 2.64 0.29 2.39 0.48 0.32	NO E	NOTE VARI- ATIONS AA AB AC	MIN. 10.21 11.46 12.70	3 D NOM. 10.34 11.58	10,46 11,71 12.95	N 16 18 20 24
A A B C 0	D MIN. 2.46 0.127 2.29 0.35 .23	COMMOI IMENSIOI NOM. 2.56 0.22 2.34 0.41 0.25 VARIATION	NNS MAX. 2.64 0.29 2.39 0.48 0.32 is		NOTE VARI- ATIONS AA AB AC AD	MIN. 10.21 11.46 12.70 15.29	3 D NOM. 10.34 11.58 12.83 15.42	10,46 11,71 12,95 15,54	N 16 18 20 24
A A B C D E 7	D MIN. 2.46 0.127 2.29 0.35 .23	COMMOI IMENSIOI NOM. 2.56 0.22 2.34 0.41 0.25 VARIATION 7.52	TI NS MAX. 2.64 0.29 2.39 0.48 0.32	NO E	NOTE VARI- ATIONS AA AB AC AD	MIN. 10.21 11.46 12.70 15.29	3 D NOM. 10.34 11.58 12.83 15.42	10,46 11,71 12,95 15,54	N 16 18 20 24
A A B C D E 7	D MIN. 2.46 0.127 2.29 0.35 .23 SEE 7.42	COMMOI IMENSIOI NOM. 2.56 0.22 2.34 0.41 0.25 VARIATION 7.52 1.27 BSC	NNS MAX. 2.64 0.29 2.39 0.48 0.32 is 7.59	NO E	NOTE VARI- ATIONS AA AB AC AD	MIN. 10.21 11.46 12.70 15.29	3 D NOM. 10.34 11.58 12.83 15.42	10,46 11,71 12,95 15,54	N 16 18 20 24
A A B C D E 7	D MIN. 2.46 0.127 2.29 0.35 .23 .SEE 7.42	COMMOI IMENSIOI NOM. 2.56 0.22 2.34 0.41 0.25 VARIATION 7.52 1.27 BSC 10.31	NNS MAX. 2.64 0.29 2.39 0.48 0.32 8 7.59	NO E	NOTE VARI- ATIONS AA AB AC AD	MIN. 10.21 11.46 12.70 15.29	3 D NOM. 10.34 11.58 12.83 15.42	10,46 11,71 12,95 15,54	
A A B C D E 7	D MIN. 2.46 0.127 2.29 0.35 .23 SEE 7.42	COMIMOI IMENSIOI NOM. 2.56 0.22 2.34 0.41 0.25 VARIATION 7.52 1.27 BSC 10.31 0.33	NNS MAX. 2.64 0.29 0.48 0.32 8 7.59	NO E	NOTE VARI- ATIONS AA AB AC AD	MIN. 10.21 11.46 12.70 15.29	3 D NOM. 10.34 11.58 12.83 15.42	10,46 11,71 12,95 15,54	N 16 18 20 24
A A B C D E 7 e H	D MIN. 2.46 0.127 2.29 0.35 .23 .SEE 7.42 10.16 0.25 0.61	COMMOI IMENSIOI NOM. 2.56 0.22 2.34 0.41 0.25 VARIATION 7.52 10.31 0.33 0.81	NNS MAX. 2.64 0.29 2.39 0.32 8 7.59 10.41 0.41	3	NOTE VARI- ATIONS AA AB AC AD	MIN. 10.21 11.46 12.70 15.29	3 D NOM. 10.34 11.58 12.83 15.42	10,46 11,71 12,95 15,54	N 16 18 20 24
A A B C D E 7 E H 1 L C	D MIN. 2.46 0.127 2.29 0.35 .23 .SEE 7.42 10.16 0.25 0.61	COMMOI MENSIOI NOM. 2.56 0.22 2.34 0.41 0.25 1.27 BSC 1.27 BSC 10.33 0.81	NS MAX. 2.64 0.29 2.39 0.48 0.32 8 7.59 10.41 1.02 8	NO E	NOTE VARI- ATIONS AA AB AC AD	MIN. 10.21 11.46 12.70 15.29	3 D NOM. 10.34 11.58 12.83 15.42	10,46 11,71 12,95 15,54	N 16 18 20 24
A A B C D E 7	D MIN. 2.46 0.127 2.29 0.35 .23 SEE 7.42 10.16 0.25 0.61	COMMOI IMENSIOI NOM. 2.56 0.22 2.34 0.41 0.25 VARIATION 7.52 10.31 0.33 0.81	NNS MAX. 2.64 0.29 2.39 0.32 8 7.59 10.41 0.41	3	NOTE VARI- ATIONS AA AB AC AD	MIN. 10.21 11.46 12.70 15.29	3 D NOM. 10.34 11.58 12.83 15.42	10,46 11,71 12,95 15,54	N 16 18 20 24



### Package Diagrams (continued)

### 16-Pin Small Outline Integrated Circuit (SOIC, 150-mil)



DETAIL A

### NOTES:

- ⚠ MAXIMUM DIE THICKNESS ALLOWABLE IS .015.
- 🔼 DIMENSIONING & TOLERANCES PER ANSI.Y14.5M 1982.
- 3 "T" IS A REFERENCE DATUM.
- A"D" & "E" ARE REFERENCE DATUMS AND DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS, BUT DOES INCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- S. "L" IS THE LENGTH OF TERMINAL FOR SOLDERING TO A SUBSTRATE.

  \( \begin{align\*}
  \text{\texit{\text{\text{\text{\text{\text{\text{\text{\texi}\text{\text{\text{\text{\text{\
- TERMINAL POSITIONS ARE SHOWN FOR
- REFERENCE ONLY.

  REFERENCE ONLY.

  REFERENCE ONLY.

  REFERENCE ONLY.

  REFERENCE ONLY.

  REPERENCE ONLY.

  REPERENCE ONLY.

  REPERENCE OF PIN #1 I.D ON THE 8 LD IS OPTIONAL.
  ROUND TYPE ON SINGLE LEADFRAME AND RECTANGULAR
  TYPE ON MATRIX LEADFRAME.
- TYPE ON MATRIX LEADFRAME. COUNTRY OF ORIGIN LOCATION AND EJECTOR PIN ON PACKAGE BOTTOM IS OPTIONAL AND DEPEND ON ASSEMBLY LOCATION.
- AL CONTROLLING DIMENSION: INCHES.

### THIS TABLE IN INCHES

3	COMMON				NOTE		3		5
M B	D	IMENSION		۳,	VARI-	D			5 N
9 -	MIN.	NOM.	MAX.	Ē	ATIONS	MIN.	NOM.	MAX.	
A	.061	.064	.068		AA	.189	.194	.196	8
Α.	.004	.006	.0098		AB	.337	.342	.344	14
A.	.055	.058	.061		AC	.386	.391	.393	16
A. B	.0138	.016	.0192				)		
C	.0075	.008	.0098			İ			
D		VARIATION		3			,		
	.150	.155	.157				1		l
е		.050 BSC							
Н	.230	.236	.244				1 1		
h	.010	.013	.016						
<u>L</u>	.016	.025	.035			[			
N		VARIATION		5			}		i
æ	٥°	5°	8°						<u> </u>
Х	.085	.093	.100						

#### THIS TABLE IN MILLIMETERS

<b>5</b>	COMMON			NOTE		3		5
1 D	DIMENSIONS			VARI-		D		N.
3 MIN.	NOM.	MAX.	"°-	ATIONS	MIN.	NOM.	MAX.	
A 1.55	1.63	1.73		AA	4.80	4.93	4.98	8 14
A <sub>1</sub> 0.127	0.15	0.25		AB	8.58	8.69	8.74	
A₃ 1.40	1.47	1.55		AC	9.80	9.93	9.98	16
B 0.35	0.41	0.49						
C 0.19	0.20	0.25						
D SEE	VARIATION		3					
E 3.81	3,94	3.99				] :		
е	1.27 BSC					]		
H 5.84	5.99	6.20						
h 0.25	0.33	0.41						
_L 0.41	0.64	0.89	5					
N SEE	N SEE VARIATIONS							
ა⊱ ე∘	5°	8°				[		
X 2.16	2.36	2.54						

<sup>©</sup> Cypress Semiconductor Corporation, 1999. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in Ife-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.