

Advance Information

High Performance DEC Alpha™ CPU Clock

Description


The ICS1577 is a high performance monolithic phase locked loop (PLL) frequency synthesizer. Utilizing ICS's advanced CMOS mixed mode technology, the ICS1577 provides a low cost solution for high-end DEC Alpha CPU clock generation.

The ICS1577 has differential CPU clock outputs (CLK+ and CLK-) that are compatible with the DEC Alpha CPU operating up to 466 MHz. The differential output frequency on this version of the ICS1577 is set to an exact multiple (28 times) of the crystal oscillator or reference frequency.

Features

- CLK operation to 466 MHz
- Operates from a single crystal or reference frequency
- User-programmable output voltage levels
- Independent PLL synthesizer and output driver power supply inputs - provides voltage isolation for improved high frequency operation
- Fully user-programmable version available allows "onthe-fly" output frequency changes useful for 'powerdown' modes or 'low power' applications. Contact factory for information.
- 100ps max cycle-to-cycle jitter
- Low power consumption CMOS technology
- 14-pin DIP package

Simplified Block Diagram - ICS1577



Alpha is a trademark of Digital Equipment Corporation.

14-Pin DIP package

Figure 1

ICS1577



Overview

The ICS1577 is ideally suited to provide the CPU clock signals required by high-performance Alpha processors. The ICS1577 provides up to a 466 MHz (Fxtal x 28) low jitter clock.

Output Description

The differential output drivers, CLK+ and CLK, are current-mode and are designed to drive resistive terminations in a complementary fashion. The outputs are current-sinking only, with the amount of sink current programmable via the IPRG pin. The sink current, which is steered to either CLK+ or CLK-, is approximately four times the current supplied to the IPRG pin. For most applications, a resistor from VDDO to IPRG will set the current to the necessary precision. See Figure 2 for output characteristics.

Reference Oscillator and Crystal Selection

The ICS1577 has circuitry on-board to implement a Pierce oscillator with the addition of only one external component, a quartz crystal. Pierce oscillators operate the crystal in anti-(also called parallel-) resonant mode. See the AC Characteristics for the effective capacitive loading to specify when ordering crystals.

Series-resonant crystals may also be used with the ICS1577. Be aware that the oscillation frequency will be slightly higher than the frequency that is stamped on the can (typically 0.025-0.05%).

As the entire operation of the phase-locked loop depends on having a stable reference frequency, we recommend that the crystal be mounted as closely as possible to the package. Avoid routing digital signals or the ICS1577 outputs underneath or near these traces. It is also desirable to ground the crystal can to the ground plane, if possible.

If an external reference frequency source is to be used with the ICS1577, it is important that it be jitter-free. The rising and falling edges of that signal should be fast and free of noise for best results.

The loop phase is locked to the falling edges of the XTAL1 input signals.

Power-On Initialization

The ICS1577 version has a fixed internal power-on reset circuit that performs the following function:

Sets the multiplexer to pass the VCO frequency (Fxtal x 28).

Power Supplies and Decoupling

The ICS1577 has two VSS pins to reduce the effects of package inductance. Both pins are connected to the same potential on the die (the ground bus). BOTH of these pins should connect to the ground plane of the CPU board as close to the package as is possible.

The ICS1577 has a VDDO pin which is the supply of +5 volt power to all output drivers. This pin should be connected to the power plane (or bus) using standard high-frequency decoupling practice. That is, capacitors should have low series inductance and be mounted close to the ICS1577.

The VDD pin is the power supply pin for the PLL synthesizer circuitry and other lower current digital functions. We recommend that RC decoupling or zener regulation be provided for this pin (as shown in the recommended application circuitry). This will allow the PLL to "track" through power supply fluctuations without visible effects. See Figure 3 for typical external circuitry.

DIFFERENTIAL CLOCK OUTPUT SINK CURRENT




Figure 2



ICS1577 Typical Interface




Figure 3

f _{XTAL}	fout		
11.786 MHz	330.000 MHz		
14.318 MHz	400.904 MHz		
16.643 MHz	466.004 MHz		

ICS1577



Pin Description

PIN NUMBER	NAME	DESCRIPTION			
3	XTAL1	Quartz crystal connection 1/external reference frequency input			
4	XTAL2	Quartz crystal connection 2/No connect for EXT REF			
5, 6	V _{SS}	Device Ground. Both pins must be connected.			
7	CLK-	Clock Out (inverted)			
8	CLK+	Clock Out			
10	IPRG	Output stage current/voltage set.			
11	V _{DDO}	Output stage power (+5.0V)			
12	V _{DD}	PLL system power (+5V. See application diagram.)			
1, 2, 9, 13, 14	N.C.	No connection.			

Absolute Maximum Ratings

Recommended Operating Conditions

The ICS1577 can be operated at 3.3V with reduced operating performance. Contact factory for information.

DC Characteristics

XTAL1 Input (External reference)

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
Input High Voltage	V _{xh}		3.75	V _{DD} +0.5	V ·
Input Low Voltage	V _{xl}		V _{SS} -0.5	1.25	

CLK+, CLK- Outputs

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
Differential Output Voltage			0.6	-	V



AC Characteristics @ 25°C

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
F _{vco}	VCO Frequency	140		500	MHz
F _{xtal}	Crystal Frequency	5		18	MHz
Cpar	Crystal Oscillator Loading Capacitance		20		pF
$T_{ m xhi}$	XTAL1 High Time (when driven externally)	8			ns
T_{xlo}	XTAL1 Low Time (when driven externally)	8			ns
T_{high}	Differential Clock Output Duty Cycle (see Note 1)	40		60	%
J _{clk}	Differential Clock Output Cumulative Jitter (see Note 2)		<.06	.075	VCO cycle
	Differential Clock Output Cumulative Jitter @ 466 MHz			375	ps peak to peak
Jp	Differential Clock Output Cycle-to-Cycle Jitter			100	ps peak to peak
T _{lock}	PLL Acquire Time (to within 1%)		500		μs
I _{dd}	VDD Supply Current (excluding external CLK+/- output termination), 466 MHz.			50	mA


Note 1: Using load circuit of Figure 3. Duty cycle measured at zero crossings of difference voltage between CLK+ and CLK-.

Note 2: Cumulative jitter is defined as the maximum error (in the domain) if any CLK edge, at any point in time, compared with the equivalent edge generated by an ideal frequency source.

ICS laboratory testing indicates that the typical value shown above can be treated as a maximum jitter specification in virtually all applications. Jitter performance can depend somewhat on circuit board layout, decoupling, and register programming.

Ordering Information ICS1577N

Example:



ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to charge without notice.