



CYPRESS
SEMICONDUCTOR

PRELIMINARY

CY7C421A
CY7C425A

High-Speed Cascadable 512 x 9 FIFO 1K x 9 FIFO

Features

- 512 x 9 and 1K x 9 FIFO buffer memory
- Dual-port RAM cell
- Asynchronous read/write
- High-speed 66.6-MHz read/write independent of depth/width
- 10-ns access time
- Half Full flag in standalone
- Empty and Full flags
- Retransmit in standalone mode
- Expandable in width and depth
- Parallel cascade minimizes bubble-through
- 5V $\pm$ 10% supply
- 300-mil 28-pin DIP and 32-pin PLCC packaging

- TTL compatible
- Three-state outputs
- Pin compatible and functional equivalent to IDT7201 and IDT7202

Functional Description


The CY7C421A and CY7C425A are first-in first-out (FIFO) memories. They are, respectively, 512 and 1,024 words by 9-bits wide. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and Empty flags are provided to prevent overrun and underrun. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel, thus eliminating the serial addition of propagation delays, so that throughput is not reduced. Data is steered in a similar manner.

The read and write operations may be asynchronous; each can occur at a rate of 66.6 MHz. The write operation occurs when the write (W) signal is LOW. Read occurs when read (R) goes LOW. The nine data outputs go to the high-impedance state when R is HIGH.

A Half Full (HF) output flag is provided that is valid in the standalone and width expansion configurations. In the depth expansion configuration, this pin provides the expansion out (XO) information that is used to tell the next FIFO that it will be activated.


In the standalone and width expansion configurations, a LOW on the retransmit (RT) input causes the FIFOs to retransmit the data. Read enable (R) and write enable (W) must both be HIGH during retransmit, and then R is used to access the data.

Logic Block Diagram




Pin Configurations

PLCC Top View



DIP Top View



421A-3

421A-2



PRELIMINARY

CY7C421A
CY7C425A

Selection Guide

	7C421A-10 7C425A-10	7C421A-15 7C425A-15
Frequency (MHz)	66.6	40
Maximum Access Time (ns)	10	15
Maximum Operating Current (mA)	Commercial	10
		15

Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	- 65°C to +150°C
Ambient Temperature with Power Applied	- 55°C to +125°C
Supply Voltage to Ground Potential	- 0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State	- 0.5V to +7.0V
DC Input Voltage	- 0.5V to +7.0V

Power Dissipation	1.0W
Output Current, into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001V
Latch-Up Current	> 200 mA

Operating Range

Range	Ambient Temperature ^[1]	V _{CC}
Commercial	0°C to + 70°C	5V ± 10%

5
FIFOSElectrical Characteristics Over the Operating Range^[2]

Parameter	Description	Test Conditions	7C421A-10 7C425A-10		7C421A-15 7C425A-15		Unit
			Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = - 2.0 mA	2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA		0.4		0.4	V
V _{IH}	Input HIGH Voltage	Com'l	2.0	V _{CC}	2.0	V _{CC}	V
V _{IL}	Input LOW Voltage		- 0.5	0.8	- 0.5	0.8	V
I _{IX}	Input Leakage Current	GND ≤ V _I ≤ V _{CC} , V _{CC} = Max.	- 1	+ 1	- 1	+ 1	µA
I _{OZ}	Output Leakage Current	$\bar{R} \geq V_{IH}$, GND ≤ V _O ≤ V _{CC} , V _{CC} = Max.	- 10	+ 10	- 10	+ 10	µA
I _{CC}	Operating Current	V _{CC} = Max., I _{OUT} = 0 mA		180		120	mA
I _{SB1}	Standby Current	All Inputs = V _{IH} Min.		15		15	mA
I _{SB2}	Power-Down Current	All Inputs ≥ V _{CC} - 0.2V		5		5	mA
I _{OS}	Output Short Circuit Current ^[3]	V _{CC} = Max., V _{OUT} = GND		- 90		- 90	mA

Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz	5	pF
C _{OUT}	Output Capacitance		7	pF

Notes:



1. T_A is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.



PRELIMINARY

CY7C421A
CY7C425A

AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT
 OUTPUT — 183Ω — 2V

Switching Characteristics Over the Operating Range^[5,6]

Parameter	Description	7C421A-10 7C425A-10		7C421A-15 7C425A-15		Unit
		Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	15		25		ns
t _A	Access Time		10		15	ns
t _{RR}	Read Recovery Time	5		10		ns
t _{PR}	Read Pulse Width	10		15		ns
t _{DVR} ^[7]	Data Valid After Read HIGH	5		5		ns
t _{HZR} ^[7]	Read HIGH to High Z		15		15	ns
t _{WC}	Write Cycle Time	15		25		ns
t _{PW}	Write Pulse Width	10		15		ns
t _{WR}	Write Recovery Time	5		10		ns
t _{SD}	Data Set-Up Time	8		10		ns
t _{HD}	Data Hold Time	0		0		ns
t _{MRSC}	MR Cycle Time	15		25		ns
t _{PMR}	MR Pulse Width	10		15		ns
t _{RMR}	MR Recovery Time	5		10		ns
t _{RTC}	Retransmit Cycle Time	15		25		ns
t _{PRT}	Retransmit Pulse Width	10		15		ns
t _{RRR}	Retransmit Recovery Time	5		10		ns
t _{EFL}	MR to EF LOW		10		15	ns
t _{HFH}	MR to HF HIGH		10		15	ns
t _{FFH}	MR to FF HIGH		10		15	ns
t _{REF}	Read LOW to EF LOW		10		15	ns
t _{RFF}	Read HIGH to FF HIGH		10		15	ns
t _{WEF}	Write HIGH to EF HIGH		10		15	ns
t _{WFF}	Write LOW to FF LOW		10		15	ns
t _{WHF}	Write LOW to HF LOW		10		15	ns
t _{RHF}	Read HIGH to HF HIGH		10		15	ns
t _{XOL}	Expansion Out LOW Delay from Clock		12		15	ns
t _{XOH}	Expansion Out HIGH Delay from Clock		12		15	ns
t _{LZR}	Read LOW to Low Z	1		1		ns
t _{HWZ}	Write HIGH to Low Z	5		5		ns
t _{RPW}	Read HIGH to MR HIGH	10		15		ns
t _{WPW}	Write HIGH to MR HIGH	10		15		ns
t _{RAE}	Effective Read from Write HIGH		10		15	ns
t _{RPE}	Effective Read Pulse Width After FF HIGH	10		15		ns
t _{WAF}	Effective Write from Read HIGH		10		15	ns
t _{WPF}	Effective Read Pulse Width After FF HIGH	10		15		ns




PRELIMINARY

CY7C421A
CY7C425A

Switching Waveforms

Asynchronous Read and Write




421A-6

5


FIFOS

Master Reset



421A-7

Half-Full Flag



421A-8

Notes:

- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance, as in AC Test Load and Waveforms, unless otherwise specified.
- See the last page of this specification for Group A subgroup testing information.
- t_{HZR} transition is measured at +500 mV from V_{OL} and -500 mV from V_{OH} . t_{DVR} transition is measured at the 1.5V level. t_{HWZ} and t_{LZR} transition is measured at ± 100 mV from the steady state.
- W and $R \geq V_{IH}$ around the rising edge of MR .
- $t_{MRSC} = t_{PMR} + t_{RMR}$.




PRELIMINARY

CY7C421A
CY7C425A


Switching Waveforms (continued)

Last Write to First Read Full Flag




421A-9

Last Read to First Write Empty Flag



421A-10

Retransmit^[10]

421A-11

Notes:

10. $\overline{EF}$, $\overline{HF}$ and $\overline{FF}$ may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at t_{RTC} .
11. $t_{RTC} = t_{PRT} + t_{RTR}$.




PRELIMINARY

CY7C421A
CY7C425A


Switching Waveforms (continued)

Empty Flag and Empty Boundary Timing Diagram



421A-12

Full Flag and Full Boundary Timing Diagram



421A-13





PRELIMINARY

CY7C421A
CY7C425A

Switching Waveforms (continued)

Expansion Timing Diagrams



Note:

12. Expansion Out of device 1 (XO_1) is connected to Expansion In of device 2 (XI_2).



PRELIMINARY

CY7C421A
CY7C425A

Architecture

The CY7C421A/425A FIFOs consist of an array of 512/1024 words of 9 bits each (implemented by an array of dual-port RAM cells), a read pointer, a write pointer, control signals ($\bar{W}$, $\bar{R}$, $\bar{X}$, $\bar{O}$, $\bar{F}$, $\bar{R}$, $\bar{M}$), and Full, Half Full, and Empty flags.

Dual-Port RAM

The dual-port RAM architecture refers to the basic memory cell used in the RAM. The cell itself enables the read and write operations to be independent of each other, which is necessary to achieve truly asynchronous operation of the inputs and outputs. A second benefit is that the time required to increment the read and write pointers is much less than the time that would be required for data propagation through the memory, which would be the case if the memory were implemented using the conventional register array architecture.

Resetting the FIFO

Upon power-up, the FIFO must be reset with a Master Reset ($\bar{MR}$) cycle. This causes the FIFO to enter the empty condition signified by the Empty flag ($\bar{EF}$) being LOW, and both the Half Full ($\bar{HF}$) and Full flags ($\bar{FF}$) being HIGH. Read ($\bar{R}$) and write ($\bar{W}$) must be HIGH t_{RPW}/t_{WPW} before and t_{RMR} after the rising edge of $\bar{MR}$ for a valid reset cycle. If reading from the FIFO after a reset cycle is attempted, the outputs will all be in the high-impedance state.

Writing Data to the FIFO

The availability of at least one empty location is indicated by a HIGH $\bar{EF}$. The falling edge of $\bar{W}$ initiates a write cycle. Data appearing at the inputs ($D_0 - D_8$) t_{SD} before and t_{HD} after the rising edge of $\bar{W}$ will be stored sequentially in the FIFO.

The $\bar{EF}$ LOW-to-HIGH transition occurs t_{WEF} after the first LOW-to-HIGH transition of $\bar{W}$ for an empty FIFO. $\bar{HF}$ goes LOW t_{WHF} after the falling edge of $\bar{W}$ following the FIFO actually being Half Full. Therefore, the $\bar{HF}$ is active once the FIFO is filled to half its capacity plus one word. $\bar{HF}$ will remain LOW while less than one half of total memory is available for writing. The LOW-to-HIGH transition of $\bar{HF}$ occurs t_{RHF} after the rising edge of $\bar{R}$ when the FIFO goes from half full + 1 to half full. $\bar{HF}$ is available in standalone and width expansion modes. $\bar{FF}$ goes LOW t_{WFF} after the falling edge of $\bar{W}$, during the cycle in which the last available location is filled. Internal logic prevents overrunning a full FIFO. Writes to a full FIFO are ignored and the write pointer is not incremented. $\bar{FF}$ goes HIGH t_{REF} after a read from a full FIFO.

Reading Data from the FIFO

The falling edge of $\bar{R}$ initiates a read cycle if the $\bar{EF}$ is not LOW. Data outputs ($Q_0 - Q_8$) are in a high-impedance condition between read operations ($\bar{R}$ HIGH) when the FIFO is empty, or when the FIFO is not the active device in the depth expansion mode.

When one word is in the FIFO, the falling edge of $\bar{R}$ initiates a HIGH-to-LOW transition of $\bar{EF}$. When the FIFO is empty, the outputs are in a high-impedance state. Reads to an empty FIFO are ignored and do not increment the read pointer. From the empty condition, the FIFO can be read t_{WER} after a valid write.

Retransmit

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and retransmitted if necessary.

The Retransmit ($\bar{RT}$) input is active in the standalone and width expansion modes. The retransmit feature is intended for use when a number of writes equal to or less than the depth of the FIFO have occurred since the last $\bar{MR}$ cycle. A LOW pulse on $\bar{RT}$ resets the internal read pointer to the first physical location of the FIFO. $\bar{R}$ and $\bar{W}$ must both be HIGH while and t_{RTR} after retransmit is LOW. With every read cycle after retransmit, previously accessed data is read and the read pointer is incremented until it is equal to the write pointer. Full, Half Full, and Empty flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of $\bar{RT}$ are transmitted also.

The full depth of the FIFO can be repeatedly transmitted.

Standalone/Width Expansion Modes

Standalone and width expansion modes are set by grounding Expansion In ($\bar{XI}$) and tying First Load ($\bar{FL}$) to V_{CC} . FIFOs can be expanded in width to provide word widths greater than nine in increments of nine. During width expansion mode, all control line inputs are common to all devices, and flag outputs from any device can be monitored.


Depth Expansion Mode (see Figure 1)

Depth expansion mode is entered when, during a $\bar{MR}$ cycle, Expansion Out ($\bar{XO}$) of one device is connected to Expansion In ($\bar{XI}$) of the next device, with $\bar{XO}$ of the last device connected to $\bar{XI}$ of the first device. In the depth expansion mode the First Load ($\bar{FL}$) input, when grounded, indicates that this part is the first to be loaded. All other devices must have this pin HIGH. To enable the correct FIFO, $\bar{XO}$ is pulsed LOW when the last physical location of the previous FIFO is written to and pulsed LOW again when the last physical location is read. Only one FIFO is enabled for read and one for write at any given time. All other devices are in standby.

FIFOs can also be expanded simultaneously in depth and width. Consequently, any depth or width FIFO can be created of word widths in increments of 9. When expanding in depth, a composite $\bar{EF}$ must be created by ORing the $\bar{EF}$ s together. Likewise, a composite $\bar{EF}$ is created by ORing the $\bar{EF}$ s together. $\bar{HF}$ and $\bar{RT}$ functions are not available in depth expansion mode.



PRELIMINARY

CY7C421A
CY7C425A

421A-16

Figure 1. Depth Expansion

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
10	CY7C421A-10JC	J65	Commercial
	CY7C421A-10PC	P21	
15	CY7C421A-15JC	J65	Commercial
	CY7C421A-15PC	P21	
Speed (ns)	Ordering Code	Package Type	Operating Range
10	CY7C425A-10JC	J65	Commercial
	CY7C425A-10PC	P21	
15	CY7C425A-15JC	J65	Commercial
	CY7C425A-15PC	P21	

Document #: 38-00248

CYPRESS
SEMICONDUCTOR

T-90-20

PLCC and CLCC Packaging for High-Speed Parts

The semiconductor industry is constantly searching for package options that enhance the capabilities of high-performance devices. For fast device performance with minimal ground bounce, electrical characteristics must include low inductance and capacitance from external pin to die bond-wire pad. A package should also furnish good thermal characteristics for reliability over extended temperature ranges.

Other major properties sought after are low cost, as well as standardized outline/pin configurations for compatibility, ease of manufacturing, and handling throughput. The package must also work with surface mount technology and have a small footprint to save board space.

The package that best meets all these requirements is the PLCC (plastic leaded chip carrier). In the past, utilization of PLCCs was not practical for high-power, bipolar devices. However, the advent of low-power bipolar and BiCMOS ECL-compatible SRAMs and PLDs now provides the opportunity for high-volume usage. As manufacturers switch from bipolar to BiCMOS, the lower power dissipation of high-density ECL SRAMs and complex PLDs promise to give PLCC packages a bright future. For military applications and extended temperature environments or for devices with higher power dissipation, you can substitute the CLCC (ceramic leaded chip carrier).

The PLCC has many desirable qualities:

- Suitable for surface mounting with J-type leads
- Small footprint to save board space
- Low inductance and capacitance for high speed with little ground-bounce
- Good thermal characteristics for reliability over temperature range
- Ease of manufacturing and handling for production throughput
- Low cost compared to Cerdip, flatpack, LCC
- Standard package outline and pin-configuration compatibility

The PLCC's J-type surface-mount leads have the advantage over gull-wing leads, which are susceptible to

fatigue. J leads also enhance handling ease in test and burn-in fixtures. The PLCC's 1-pF capacitance compares favorably with the 3 and 6 pF for plastic DIPs and Cerdips, and inductance is equally impressive: 2 nH versus 6 and 11 nH for plastic DIP and Cerdip. Unlike flatpacks, PLCCs are available in standard tooling. PLCCs come in a variety of pin configurations, from 18 to over 200 pins, versus a maximum of 40 pins for plastic DIPs.

The Ceramic Leaded Chip Carrier

For high-temperature environments and high-power devices, you can make use of the ceramic leaded chip carrier (CLCC, Y package), which can also be surface mounted. The Y package has the same footprint and J leads as the PLCC (*Figure 1*) and works well for the faster PLDs and SRAMs.

If you do not know system temperature in the early stages of a design, you can substitute the Y package for the PLCC and vice versa, so long as the device's die junction temperature does not exceed 150°C. The Y package is slightly more expensive than the PLCC, but with a thermal resistance from junction to ambient (θ_{JA}) of 35°C/W at 500 LFPM, the Y package can dissipate heat more efficiently.

Reliability


Cypress's bipolar and BiCMOS products in PLCC and CLCC packages go through extensive burn-in and testing at elevated temperature to guarantee package integrity. Cypress strongly recommends 500-LFPM system forced air flow but guarantees reliability in systems with or without the flow if the ambient air does not cause the junction temperature (T_j) to exceed 150°C.

The PLCC's θ_{JA} is approximately 45°C/W. The SRAMs have power dissipation that ranges from 780 mW max for the CY100E422L-5 up to 1097 mW max for the CY10E474L-5. This dissipation results in junction temperature rises from 35 to 49°C. The 16P4-type PLD (CY100E302L-6) has a temperature rise of 39°C, and the



28-Lead Plastic Leaded Chip Carrier J64

T-90-20



28-Pin Ceramic Leaded Chip Carrier Y64




Figure 1. Diagrams of 28-Lead Chip Carriers



16P8-type PLD (CY10E301L-6) has a temperature rise of 47°C. The CLCC package's Θ_{JA} equals 35°C/W for temperature rises of up to 55°C (CY10E474-3).

Finding Chip-Level Junction Temperature

The following relationship determines chip-level junction temperature for the PLCC package:

$$T_J = \Delta T + T_A$$

where

$$\Delta T = P_D \times \Theta_{JA}$$

and

$$\Theta_{JA} = \Theta_{JC} + \Theta_{CS} + \Theta_{SA}$$

To calculate worst case junction temperature (T_J) use maximum supply V_{EE} and I_{EE} for power dissipation and maximum T_A for the temperature range of interest. For the 10K/10KH CY10E301L in a PLCC, for example, device $I_{EE} = 170$ mA max and $V_{EE} = 5.46$ V max for $P_D = 928$ mW. Add 15 mW per output for a total output $P_D = 120$ mW. Therefore, the total $P_D = 1048$ mW.

For a PLCC, $\Theta_{JA} = 45^\circ\text{C/W}$ at 500 LFPM, and $\Theta_{JA} = 64^\circ\text{C/W}$ for still air.

For a CLCC, $\Theta_{JA} = 35^\circ\text{C/W}$ at 500 LFPM, and $\Theta_{JA} = 54^\circ\text{C/W}$ for still air.

Because

$$T_J = \text{total } P_D \times \Theta_{JA} + T_A$$

and

$T_A = 75^\circ\text{C}$ worst-case commercial temperature range, for the PLCC:

$$T_J = (1.048 \text{ W})(45^\circ\text{C/W}) + 75^\circ\text{C} = 122^\circ\text{C at 500 LFPM}$$

$$T_J = (1.048 \text{ W})(64^\circ\text{C/W}) + 75^\circ\text{C} = 142^\circ\text{C in still air}$$

This calculation is for absolute worst-case data sheet conditions. The burn-in temperature used by Cypress (T_J) is much higher than the device will ever see in a system. Note that *most systems will not run at worst case due to guard-banding*. For this reason, use $V_{EENOM} = 5.2$ V or 4.5 V and $I_{EENOM} = (I_{EEMAX})(85\%)$ for nominal-condition calculations.

Real-World Values

Obviously, most systems do not operate at the worst-case conditions. Therefore, Figures 2 through 5 show graphs over different operating conditions to determine failures in time (FITs) and mean time between failure (MTBF) for a typical system or in a worst-case scenario.

The graphs are based on a linear method of interpreting the failures observed at burn-in and indicate the long-term reliability of Cypress devices. You can use the graphs to determine MTBF and FITs for any Cypress device in any package after calculating the appropriate ΔT .

The X-axis on the graphs indicates junction temperature. These values are determined by adding the ΔT to ambient temperature, as described earlier. As an example, Figures 2 and 3 note the following critical points for a CY10E301L ECL PLD under three different operating conditions:

- Point A — 10K/10KH typical data sheet conditions: 25°C ambient, nominal V_{EE} and I_{EE} , 50Ω loads, 500 LFPM air flow, $T_J = 64^\circ\text{C}$, FITs = 7, MTBF = 18,000 yrs.
- Point B — 10K/10KH typical operating conditions: 55°C ambient, nominal V_{EE} and I_{EE} , 50Ω loads, 500 LFPM air flow, $T_J = 94^\circ\text{C}$, FITs = 45, MTBF = 2800 yrs.
- Point C — 10K/KH absolute worst-case conditions: 75°C ambient, 5.46 V max and 170 mA max, 50Ω loads, 500 LFPM air flow, $T_J = 122^\circ\text{C}$, FITs = 225, MTBF = 525 yrs.

The activation energy used for the MTBF and FITs information is 0.7 eV. This is an average number for die-surface-related defects, such as metal and oxide pinholes, etc., but is very conservative for silicon defects or mechanical interfaces to packages. The number is usually 1.0 eV. A small change here results in a significant change in MTBF or FITs. A change to 0.8 eV equates to a 33% reduction in FITs rate or a 50% increase in MTBF.

The Packages of Choice

The PLCC and CLCC are accepted as the packages of choice by many manufacturers of high-speed devices. Motorola Semiconductor uses the PLCC as the only package for the company's very high speed ECL_{INPS} ECL logic family, which stands for "ECL in picoseconds" and is pronounced "eclipse." This family has set-up times and propagation delays in the sub-nanosecond range, with power dissipation of over 1W. Fully compatible with Cypress SRAMs and PLDs, the ECL_{INPS} family includes many 10K, 10KH, and 100K standard logic gates, building blocks, and transceivers.


ECL PLD FITs vs. T_j 

Figure 2. Failures in Time vs Junction Temperature


ECL PLD MTBF vs. T_j 

Figure 3. Mean Time Between Failures vs Junction Temp.


ECL SRAM FITs vs. T_j 

Figure 4. Failures in Time vs Junction Temperature


ECL SRAM MTBF vs. T_j 

Figure 5. Mean Time Between Failure vs Junction Temp.