



SONY**CXK58257BTM/BM** -70LLB/10LLB**32768-word × 8-bit High Speed CMOS Static RAM****Description**

The CXK58257BTM/BM is 262,144 bits high speed CMOS static RAM organized as 32,768 words by 8 bits.

A polysilicon TFT cell technology realized extremely low stand-by current and higher data retention stability.

Special feature are operating on 2.7V to 5.5V supply, low power consumption and high speed.

The CXK58257BTM/BM is a suitable RAM for portable equipment with battery back up.

**Block Diagram****Features**

- Wide supply voltage operation: 2.7V to 5.5V
- Fast access time:

CXK58257BTM/BM		(Access time)	
-70LLB	3V	Operation 120ns	(Max.)
	5V	Operation 70ns	(Max.)
-10LLB	3V	Operation 150ns	(Max.)
	5V	Operation 100ns	(Max.)

- Low power:

3V	Operation 3.3μA	(Max.)
5V	Operation 5.0μA	(Max.)

- Direct TTL compatible: All inputs and outputs
- Low power data retention current: 3μA (Max.)
- Data retention voltage: 2.0V (Min.)
- Available in many packages

CXK58257BTM

8mm × 13.4mm 28 pin TSOP Package

CXK58257BM

450mil 28 pin SOP Package

Function


32768-word × 8 bit static RAM

Structure

Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Pin Configuration (Top View)



Pin Description

Symbol	Description
A0 to A14	Address input
I/O1 to I/O8	Data input/output
$\overline{CE}$	Chip enable input
$\overline{WE}$	Write enable input
$\overline{OE}$	Output enable input
Vcc	2.7 to 5.5V power supply
GND	Ground

Absolute Maximum Ratings

(Ta=25°C, GND=0V)

Item	Symbol	Rating	Unit
Supply voltage	Vcc	-0.5 to +7.0	V
Input voltage	V _{IN}	-0.5* to Vcc+0.5	
Input and output voltage	V _{I/O}	-0.5* to Vcc+0.5	
Allowable power dissipation	P _d	0.7	W
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	-55 to +150	
Soldering temperature · time	T _{solder}	235 · 10	°C · sec

*V_{IN}, V_{I/O}=-3.0V Min. for pulse width less than 50ns.

Truth Table

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	Mode	I/O1 to I/O8	Vcc Current
H	x	x	Not selected	High Z	ISB1, ISB2
L	H	H	Output disable	High Z	ICC1, ICC2
L	L	H	Read	Data out	ICC1, ICC2
L	x	L	Write	Data in	ICC1, ICC2

x: "H" or "L"

DC Recommended Operation Conditions

(Ta=0 to +70°C, GND=0V)

Item	Symbol	Vcc=5V±10%			Vcc=2.7 to 5.5V			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Supply voltage	Vcc	4.5	—	5.5	2.7	—	5.5	V
Input high voltage	V _{IH}	2.2	—	Vcc+0.3	2.2	—	Vcc+0.3	
Input low voltage	V _{IL}	-0.3*	—	0.8	-0.3*	—	0.4	

*V_{IL}=-3.0V Min. for pulse width less than 50ns.

Electrical Characteristics

• DC characteristics

Item	Symbol	Test Conditions	Vcc=5V±10%			Vcc=3V±10%			Unit
			Min.	Typ.*1	Max.	Min.	Typ.*2	Max.	
Input leakage current	I _{LI}	V _{IN} =GND to Vcc	-0.5	—	0.5	-0.5	—	0.5	μA
Output leakage current	I _{LO}	$\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V _{I/O} =GND to Vcc	-0.5	—	0.5	-0.5	—	0.5	
Operation power supply current	I _{CC1}	$\overline{CE}=V_{IL}$ V _{IN} =V _{IH} or V _{IL} I _{OUT} =0mA	—	3	10	—	0.5	1.3	mA
Average operating current	I _{CC2}	Min. cycle duty=100% I _{OUT} =0mA	—	40	50	—	18	25	
Standby current	ISB1	$\overline{CE} \geq V_{CC}-0.2V$	0 to +70°C	—	—	5	—	—	3.3
			0 to +40°C	—	—	1	—	—	0.65
			+25°C	—	0.2	0.5	—	0.11	0.33
	ISB2	$\overline{CE}=V_{IH}$	—	0.4	2	—	0.04	0.2	mA
Output high voltage	V _{OH}	I _{OH} =-1.0mA	2.4	—	—	2.2	—	—	V
Output low voltage	V _{OL}	I _{OL} =2.1mA	—	—	0.4	—	—	0.4	

*1 Vcc=5V, Ta=25°C

*2 Vcc=3V, Ta=25°C

I/O capacitance

(Ta=25°C, f=1MHz, Vcc=5V)

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Input capacitance	C _{IN}	V _{IN} =0V	—	—	7	pF
I/O capacitance	C _{I/O}	V _{I/O} =0V	—	—	8	

Note) This parameter is sampled and is not 100% tested.


AC Characteristics

• AC test conditions

(Ta=0 to +70°C)

• Test circuit

Item	Conditions	
	5V±10%	3.0V±10%
Input pulse high level	V _{IH} =2.2V	V _{IH} =2.2V
Input pulse low level	V _{IL} =0.8V	V _{IL} =0.4V
Input rise time	t _r =5ns	t _r =5ns
Input fall time	t _f =5ns	t _f =5ns
Input and output reference level	1.5V	1.5V
Output load conditions	CL*=100pF, 1TTL	CL*=100pF, 1TTL



* CL includes scope and jig capacitances.

• Read cycle ($\overline{WE}$ ="H")

(VCC=5V±10%, GND=0V, Ta=0 to +70°C)

Item	Symbol	-70LLB		-10LLB		Unit
		Min.	Max.	Min.	Max.	
Read cycle time	tRC	70	—	100	—	ns
Address access time	tAA	—	70	—	100	
Chip enable access time	tCO	—	70	—	100	
Output enable to output valid	tOE	—	40	—	50	
Output hold from address change	tOH	20	—	20	—	
Chip enable to output in low Z ($\overline{CE}$)	tLZ	10	—	10	—	
Output enable to output in low Z ($\overline{OE}$)	tOLZ	5	—	5	—	
Chip disable to output in high Z ($\overline{CE}$)	tHZ*	—	25	—	30	
Output disable to output in high Z ($\overline{OE}$)	tOHZ*	—	25	—	30	

* tHZ and tOHZ are defined as the time required for outputs to turn to high impedance state and are not referred to as output voltage levels.

• Write cycle

(VCC=5V±10%, GND=0V, Ta=0 to +70°C)

Item	Symbol	-70LLB		-10LLB		Unit
		Min.	Max.	Min.	Max.	
Write cycle time	tWC	70	—	100	—	ns
Address valid to end of write	tAW	60	—	70	—	
Chip enable to end of write	tCW	60	—	70	—	
Data to write time overlap	tDW	30	—	35	—	
Data hold from write time	tDH	0	—	0	—	
Write pulse width	tWP	50	—	60	—	
Address setup time	tAS	0	—	0	—	
Write recovery time ($\overline{WE}$)	tWR	0	—	0	—	
Write recovery time ($\overline{CE}$)	tWR1	0	—	0	—	
Output active from end of write	tOW	10	—	10	—	
Write to output in high Z	tWHZ*	—	25	—	25	

* tWHZ is defined as the time required for outputs to turn to high impedance state and is not referred to as output voltage level.

• Read cycle ($\overline{WE}$ ="H")

(VCC=3.0V±0.3V, GND=0V, Ta=0 to +70°C)

Item	Symbol	-70LLB		-10LLB		Unit
		Min.	Max.	Min.	Max.	
Read cycle time	tRC	120	—	150	—	ns
Address access time	tAA	—	120	—	150	
Chip enable access time	tCO	—	120	—	150	
Output enable to output valid	tOE	—	70	—	70	
Output hold from address change	tOH	25	—	25	—	
Chip enable to output in low Z ($\overline{CE}$)	tLZ	15	—	15	—	
Output enable to output in low Z ($\overline{OE}$)	tOLZ	10	—	10	—	
Chip disable to output in high Z ($\overline{CE}$)	tHZ*	—	40	—	40	
Output disable to output in high Z ($\overline{OE}$)	tOHZ*	—	40	—	40	

* tHZ and tOHZ are defined as the time required for outputs to turn to high impedance state and are not referred to as output voltage levels.

• Write cycle


(VCC=3.0V±0.3V, GND=0V, Ta=0 to +70°C)

Item	Symbol	-70LLB		-10LLB		Unit
		Min.	Max.	Min.	Max.	
Write cycle time	tWC	120	—	150	—	ns
Address valid to end of write	tAW	100	—	100	—	
Chip enable to end of write	tCW	100	—	100	—	
Data to write time overlap	tdW	50	—	60	—	
Data hold from write time	tDH	0	—	0	—	
Write pulse width	tWP	75	—	90	—	
Address setup time	tAS	0	—	0	—	
Write recovery time ($\overline{WE}$)	tWR	0	—	0	—	
Write recovery time ($\overline{CE}$)	tWR1	0	—	0	—	
Output active from end of write	tOW	15	—	15	—	
Write to output in high Z	tWHZ*	—	40	—	40	


* tWHZ is defined as the time required for outputs to turn to high impedance state and is not referred to as output voltage level.

Timing Waveform


- Read cycle (1): $\overline{CE}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$




- Read cycle (2): $\overline{WE}=V_{IH}$



- Write cycle (1): $\overline{WE}$ control



- Write cycle (2): $\overline{WE} = \overline{VIH}$




Note)

- *1 Write is executed when both $\overline{CE}$ and $\overline{WE}$ are at low simultaneously.
- *2 Do not apply the data input voltage of the opposite phase to the output while I/O pin is in output condition.
- *3 t_{WR1} is tested from the rising edge of $\overline{CE}$, until the end of the write cycle.

Data retention waveform

- Low supply voltage data retention waveform



Data Retention Characteristics


Item	Symbol	Test conditions		Min.	Typ.	Max.	Unit
Data retention voltage	V_{DR}	$\overline{CE} \geq V_{CC} - 0.2V$		2.0	—	5.5	V
Data retention current	I_{CCDR1}	$V_{CC}=3.0V$ $\overline{CE} \geq 2.8V$	0 to +70°C	—	—	3	μA
			0 to +40°C	—	—	0.6	
			+25°C	—	0.1	0.3	
	I_{CCDR2}	$V_{CC}=2.0$ to $5.5V$ $\overline{CE} \geq V_{CC} - 0.2V$		—	0.2*	5	
Data retention setup time	t_{CDRS}	Chip disable to data retention mode		0	—	—	ns
Recovery time	t_R			5	—	—	ms

* $V_{CC}=5V$, $T_a=25^\circ C$

Package Outline Unit : mm

CXK58257BTM

28PIN TSOP (Plastic)



NOTE>Dimension "0.1" does not include mold protrusion.


PACKAGE STRUCTURE

SONY CODE	TSOP-28P-L01
EIAJ CODE	TSOP28P-P-0000-A
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	0.2g

CXK58257BM

28PIN SOP(PLASTIC) 450mil



PACKAGE STRUCTURE

SONY CODE	SOP-28P-L02
EIAJ CODE	*SOP28P-P-0450-A
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	0.7g