87C552

CFEATURES

- 80C51 central processing unit
- 8k × 8 EPROM expandable externally to 64k bytes
- An additional 16-bit timer/counter coupled to four capture registers and three compare registers
- Two standard 16-bit timer/counters
- 256 x 8 RAM, expandable externally to 64k bytes
- Capable of producing eight synchronized, timed outputs
- A 10-bit ADC with eight multiplexed analog inputs
- Two 8-bit resolution, pulse width modulation outputs
- Five 8-bit I/O ports plus one 8-bit input port shared with analog inputs
- I²C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART compatible with the standard 80C51
- On-chip watchdog timer
- Extended temperature ranges
- OTP package available


DESCRIPTION

The 87C552 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 87C552 has the same instruction set as the 80C51. The 87C552 is an EPROM version of the 83C552.

The 87C552 contains an 8k \times 8 EPROM program memory, a volatile 256 \times 8 read/write data memory, five 8-bit I/O ports, one 8-bit input port, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a 15-source, two-priority-level, nested interrupt structure, an 8-input ADC, a dual DAC pulse width modulated interface, two serial interfaces (UART and I²C-bus), a "watchdog" timer and on-chip oscillator and timing circuits. For systems that require extra capability, the 87C552 can be expanded using standard TTL compatible memories and logic.

In addition, the 87C552 has two software selectable modes of power reduction — idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial ports, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

PIN CONFIGURATION



P3 5/T1 P3 6/WR

P3 7/RD

XTAL2

NC

31

33 NC

P5 6/ADC6

P5 5/ADC5

P5 4/ADC4

P5 3/ADC3

P5 2/ADC2

P5 1/ADC1

66


ORDERING INFORMATION

DESCRIPTION	ORDER CODE	FREQUENCY	PKG DESIGNATOR*
Ceramic Quad Flat Pack with J Bend Leads	87C552/BMA	3 5 - 12MHz	GQCC1-J68

^{*} MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

87C552

BLOCK DIAGRAM



PIN DESCRIPTION

MNEMONIC	PIN NO.	TYPE	NAME AND FUNCTION
V _{DD}	2	ı	Digital Power Supply: +5V power supply pin during normal operation, idle and power-down mode.
STADC	3	ı	Start ADC Operation: Input starting analog to digital conversion (ADC operation can also be started by software).
PWMO	4	0	Pulse Width Modulation: Output 0.
PWM1	5	0	Pulse Width Modulation: Output 1.
EW	6	1	Enable Watchdog Timer: Enable for T3 watchdog timer and disable power-down mode.
P0.0-P0.7	57-50	1/0	Port 0: Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pull-ups when emitting 1s. Port 0 is also used to input the code byte during programming and to output the code byte during verification.
P1.0-P1.7	16-23 16-21 22-23 16-19 20 21 22 23	1/O 1/O 1/O 1 1 1 1/O 1/O	Port 1: 8-bit I/O port. Alternate functions include: (P1.0-P1.5): Quasi-bidirectional port pins. (P1.6, P1.7): Open drain port pins. CT0I-CT3I (P1.0-P1.3): Capture timer input signals for timer T2. T2 (P1.4): T2 event input RT2 (P1.5): T2 timer reset signal. Rising edge triggered. SCL (P1.6): Serial port clock line I ² C-bus. SDA (P1.7): Serial port data line I ² C-bus. Port 1 is also used to input the lower order address byte during EPROM programming and verification. A0 is on P1.0, etc.

April 30, 1992

¹²⁸ ■ 7110826 0084937 TO4 ■

87C552

PIN DESCRIPTION (Continued)

MNEMONIC	PIN NO.	TYPE	NAME AND FUNCTION
P2.0-P2.7	39-46	I/O	Port 2: 8-bit quasi-bidirectional I/O port. Alternate function: High-order address byte for external memory (A08-A15) Port 2 is also used to input the upper order address during EPROM programming and verification. A8 is on P2 0, A9 on P2 1, through A12 on P2 4.
P3 0-P3.7	24-31 24 25 26 27 28 29 30 31	1/0	Port 3: 8-bit quasi-bidirectional I/O port Alternate functions include: RxD(P3.0): Serial input port TxD (P3.1): Serial output port. INTO (P3.2): External interrupt INTT (P3.3): External interrupt T0 (P3.4): Timer 0 external input T1 (P3.5): Timer 1 external input WR (P3.6): External data memory write strobe. RD (P3.7): External data memory read strobe.
P4.0-P4.7	7-14 7-12 13, 14	1/O O O	Port 4: 8-bit quasi-bidirectional I/O port. Alternate functions include CMSR0-CMSR5 (P4.0-P4.5): Timer T2 compare and set/reset outputs on a match with timer T2 CMT0, CMT1 (P4.6, P4.7): Timer T2 compare and toggle outputs on a match with timer T2
P5 0-P5 7	68-62, 1		Port 5: 8-bit input port ADC0-ADC7 (P5.0-P5.7): Alternate function Eight input channels to ADC
RST	15	1/0	Reset: Input to reset the 87C552 It also provides a reset pulse as output when timer T3 overflows.
XTAL1	35	1	Crystal Input 1: Input to the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external clock signal when an external oscillator is used
XTAL2	34	0	Crystal Input 2: Output of the inverting amplifier that forms the oscillator Left open-circuit when an external clock is used
ν _{ss}	36, 37	J	Digital ground.
PSEN	47	0	Program Store Enable: Active-low read strobe to external program memory
ALE/PROG	48	0	Address Latch Enable: Latches the low byte of the address during accesses to external memory. It is activated every six oscillator periods. During an external data memory access, one ALE pulse is skipped ALE can drive up to eight LS TTL inputs and handles CMOS inputs without an external pull-up. This pin is also the program pulse input (PROG) during EPROM programming.
EA/V _{PP}	49	-	External Access: When EA is held at TTL level high, the CPU executes out of the internal program ROM provided the program counter is less than 8192. When EA is held at TTL low level, the CPU executes out of external program memory. EA is not allowed to float. This pin also receives the 12 75V programming supply voltage (V _{PP}) during EPROM programming.
AV _{REF}	58	l l	Analog to Digital Conversion Reference Resistor: Low-end
AV _{REF+}	59	ı	Analog to Digital Conversion Reference Resistor: High-end.
AV _{SS}	60	ı	Analog Ground
AV _{DD}	61	I	Analog Power Supply wer-on, the voltage on any pin at any time must not be higher or lower than Von + 0.5V or Von -0.5V

NOTE: To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher or lower than $V_{DD} + 0.5V$ or $V_{SS} - 0.5V$, respectively.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip os-cillator, as shown in the logic symbol, page 1. To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on VDD and RST must come up at the same time for a proper start-up.

April 30, 1992

129

7110826 0084938 940 1

87C552

IDLE MODE

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 1 shows the state of the I/O ports during low current operating modes.

Table 1. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3	PORT 4	PWM0/ PWM1
Idle	Internal	1	1	Data	Data	Data	Data	Data	High
Idle	External	1	1	Float	Data	Address	Data	Data	High
Power-down	Internal	0	0	Data	Data	Data	Data	Data	High
Power-down	External	0	0	Float	Data	Data	Data	Data	High

Serial Control Register (S1CON) - See Table 2

S1CON (D8H) CR2 ENS1 STA STO SI AA CR1 CR0

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 2. Serial Clock Rates

CR2	CR1	CR0	BIT FREQUENCY (kHz) AT fosc	fosc DIVIDED BY
		1	12MHz	
0	0	0	47	256
0	0	1	54	224
0	1	1 0	62.5	192
0	1	1 1	75	160
1 1	l o	0	12.5	960
1 1	Ιō	l i	100	120
1 1	Ιi	Ιó	2001	60
i	ĺi	ĺí	0.5 < 62.5	96 x (256 - (reload value Timer 1)) (Reload value range: 0 - 254 in mode 2)

ABSOLUTE MAXIMUM RATINGS^{2, 3, 4}

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on EAV _{PP} to V _{SS}	-0.5 to +13	٧
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	w

7110826 0084939 887 🖿

April 30, 1992

130

87C552

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = -55^{\circ}\text{C to } + 125^{\circ}\text{C}, V_{DD}, AV_{DD} = 5V \pm 10\%, V_{SS}, AV_{SS} = 0V$

SYMBOL	PARAMETER	TEST		UNIT			
		CONDITIONS	MIN	TYP ⁵	MAX		
√ _{DD}	Supply voltage		4.5		5.5	V	
DD	Power supply current	See note 9					
	Active mode @ 12MHz]	11 5	30	mA	
	Idle mode @ 12MHz	l	l	13	7	mA	
	Power down mode		1	3	200	μA	
Inputs							
V _{IL}	Input low voltage, except EA,P1 6/SCL, P1 7/SDA		-0.5	<u> </u>	0 2V _{DD} -0 25	V	
V _{IL1}	Input low voltage to EA		-0.5		0 2V _{DD} -0 45	V	
V _{IL2}	Input low voltage to P1.6/SCL, P1.7/SDA9		-05		0 3V _{DD}	V	
V _{IH}	Input high voltage, except XTAL1, RST, P1 6/SCL, P1 7/SDA		0 2V _{DD} +0.10		V _{DD} +0.45	V	
V _{iH1}	Input high voltage, XTAL1, RST		0.7V _{DD} +0 2		V _{DD} +0 5	٧	
V _{IH2}	Input high voltage, P1.6/SCL, P1.7/SDA9		0 7V _{DD}		60	V	
ال	Logical 0 input current, ports 1, 2, 3, 4, except P1.6/SCL, P1.7/SDA	V _{IN} = 0.45V			-75	μА	
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3, 4, except P1.6/SCL, P1.7/SDA	See note ⁸			-750	μА	
IL1	Input leakage current, port 0, EA, STADC, EW	0 45V <v<sub>I<v<sub>DD</v<sub></v<sub>			±10	μА	
IL2	Input leakage current, P1 6/SCL, P1 7/SDA	0V <v<sub>I<6V 0V<v<sub>DD<5 5V</v<sub></v<sub>			±10	μА	
Outputs	•		<u> </u>		<u></u>		
V _{OL}	Output low voltage, ports 1, 2, 3, 4 except P1 6/SCL, P1.7/SDA	I _{OL} = 1 6mA ⁶			0.45	v	
V _{OL1}	Output low voltage, port 0, ALE, PSEN, PWM0, PWM1	I _{OL} = 3 2mA ⁶			0.45	v	
V _{OL2}	Output low voltage, P1 6/SCL, P1 7/SDA	I _{OL} = 3.0mA ⁶			0.4		
∕он	Output high voltage, ports 1, 2, 3, 4, except P1 6/SCL,	I _{OH} = -60μA	2 4			·	
	P1.7/SDA	I _{OH} = -25μA	0 75V _{DD}			v	
<u> </u>		$I_{OH} = -10\mu A$	0.9V _{DD}			v	
VOH1	Output high voltage (port 0 in external bus mode, ALE,	I _{OH} = -400μA	2.4			V	
	PSEN, PWM0, PWM1)7	$I_{OH} = -150 \mu A$	0 75V _{DD}			v	
		l _{OH} = -40μA	0.9V _{DD}			V	
/ _{OH2}	High level output voltage (RST)	$I_{OH} = -400 \mu A$	2.4			V	
		$I_{OH} = -120 \mu A$	0.8V _{DD}			V	
Rest	Internal reset pull-down resistor		50		150	kΩ	
P10	I/O buffer pin capacitance ¹³	Test freq = $1MHz$, $T_A = 25^{\circ}C$			10	pF	
	Except I/O buffer and analog input pins15				20	pF	
Inalog Inpi	uts						
W _{DD}	Analog supply voltage ¹⁰	$AV_{DD} = V_{DD} \pm 0.2V$	4.5		5.5	V	
	Analog supply current.	Port 5 = 1 4V	T				
doo	Operating				1.1	mA	
	Idle mode		[50	μA	
	Power-down	$AV_{DD} = 2-5.5V$			50	μA	
V,W	Analog input voltage		AV _{SS} -0.2		AV _{DD} +02	٧	
VREF	Reference voltage: AV _{REF} .		AV _{SS} -02			V	
	Reference voltage: AV _{REF+}				AV _{DD} +02	V	
REF	Resistance between AV _{REF+} and AV _{RFF} .		10		50	kΩ	

7110826 0084940 5T9 📟

87C552

DC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	TEST		UNIT		
		CONDITIONS	MIN	TYP ⁴	MAX	1
Analog Inp	outs (Continued)					
CIA	Analog input capacitance ¹⁴	Test freq = 1MHz, T _A = 25°C			15	pF
tADS	Sampling time				8t _{CY}	μs
t _{ADC}	Conversion time (including sampling time)				50t _{CY}	μs
DLe	Differential non-linearity ¹²		-1	, ,	+2	LSB
ILe	Integral non-linearity ¹²				±2	L\$B
OS _e	Offset error ¹²				±2	LSB
Ge	Gain error ¹²				0.4	%
Мстс	Channel to channel matching				±1	LSB
Ct	Crosstalk ¹³	0-100kHz			-60	dB

87C552

AC ELECTRICAL CHARACTERISTICS14

 $T_{amb} = -55$ °C to +125°C, V_{DD} , $AV_{DD} = 5V \pm 10\%$, V_{SS} , $AV_{SS} = 0V$

SYMBOL	FIGURE	PARAMETER	12MHz	CLOCK	VARIABL	UNIT	
	ļ		MIN	MAX	MIN	MAX	1
1/t _{CLCL}	1	Oscillator frequency			3.5	12	MHz
t _{LHLL}	1	ALE pulse width	112		2t _{CLCL} -55		ns
t _{AVLL}	1	Address valid to ALE low	13		t _{CLCL} -70		ns
tLLAX	1	Address hold after ALE low	33		t _{CLCL} -50		ns
t _{LLIV}	1	ALE low to valid instruction in		219		4t _{CLCL} -115	ns
t _{LLPL}	1	ALE low to PSEN low	28		t _{CLCL} -55		ns
t _{PLPH}	1	PSEN pulse width	190		3t _{CLCL} -60		ns
t _{PLIV}	1	PSEN low to valid instruction in		130		3t _{CLCL} -120	ns
t _{PXIX}	1	Input instruction hold after PSEN	0		0	0.00	ns
t _{PXIZ}	1	Input instruction float after PSEN		59		t _{CLCL} -25	ns
t _{AVIV}	1	Address to valid instruction in		272		5t _{CLCL} -140	ns
t _{PLAZ}	1	PSEN low to address float		25		25	ns
Data Memo	ry		<u> </u>				
t _{RLRH}	2,3	RD pulse width	400		6t _{CLCL} -100		ns
tww	2, 3	WR pulse width	400		6t _{CLCL} -100		ns
t _{RLDV}	2, 3	RD low to valid data in		232		5t _{CLCL} -185	ns
RHDX	2, 3	Data hold after RD	0		0	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ns
t _{RHDZ}	2, 3	Data float after RD		82		2t _{CLCL} -85	ns
tLLDV	2, 3	ALE low to valid data in		497		8t _{CLCL} -170	ns
t _{AVDV}	2, 3	Address to valid data in		565	-	9t _{CLCL} -185	ns
LLWL	2, 3	ALE low to RD or WR low	185	315	3t _{CLCL} -65	3t _{CLCL} +65	ns
t _{avwl}	2, 3	Address valid to WR low or RD low	188		4t _{CLCL} -145	0.01	ns
avwx	2, 3	Data valid to WR transition	8		t _{CLCL} -75		ns
twhax	2,3	Data hold after WR	18		t _{CLCL} -65		ns
RLAZ	2,3	RD low to address float		0	9202	0	ns
WHLH	2,3	RD or WR high to ALE high	18	148	t _{CLCL} -65	t _{CLCL} +65	ns
External Cl	ock				OLCE	ICECE 100	110
снсх	5	High time ¹⁵	20		20		ns
CLCX	5	Low time ¹⁵	20		20		ns
CLCH	5	Rise time ¹⁵		20		20	ns
CHCL	5	Fall time ¹⁵		20		20	ns
Shift Regist	er						- 115
XLXL	4	Serial port clock cycle time ¹⁵	1.0		12t _{CLCL}		μѕ
QVXH	4	Output data setup to clock rising edge	700		10t _{CLCL} -133		ns
XHQX	4	Output data hold after clock rising edge	50		2t _{CLCL} -117		ns
XHDX	4	Input data hold after clock rising edge	0		0		пѕ
XHDV	4	Clock rising edge to input data valid		700		10t _{CLCL} -133	ns

7110826 0084942 371 ==

87C552

NOTES:

- These frequencies exceed the upper limit of 100kHz of the I²C-bus specification and cannot be used in an I²C-bus application.
- 2. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- 3. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise
- 5. Typical ratings are based on a limited number of samples taken from early manufacturing lots and are not guaranteed. The values listed are at room temperature, 5V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- 7. Capacitive loading on ports 0 and 2 may cause the VoH on ALE and PSEN to momentarily fall below the 0.9V_{DD} specification when the address bits are stabilizing.
- 8. Pins of ports 1 (except P1.6, P1.7), 2, 3 and 4 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.
- See Figures 8 through 11 for IDD test conditions.
- 10. The input threshold voltage of P1.6 and P1.7 (SiO1) meets the I²C specification, so an input voltage below 1.5V will be recognized as a logic 0 while an input voltage above 3.0V will be recognized as a logic 1.
- The following condition must not be exceeded: V_{DD} 0.2V < AV_{DD} < V_{DD} = 0.2V.
- 11. The following containings that be exceeded. VBD < 2.2 V × VBD < 0.2 V × VBD = 0.2

- 15. These values are characterized but not 100% production tested.

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:


- A Address
- C Clock
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- Logic level low, or ALE
- P PSEN

- Q Output data
- R RD signal
- V Valid
- W- WR signal
- X No longer a valid logic level
- Z Float

Examples:

t_{AVLL} = Time for address valid to ALE low.

tille = Time for ALE low to PSEN low.





0084943 208 7110826

April 30, 1992

134


87C552








7330826 0084944 344 **1**


87C552















7110826 0084945 080 🖿

87C552









NOTES:

- Active Mode:
- The following pins must be forced to VDD: EA, RST, Port 0, and EW.
- The following pins must be forced to Vss: STADC, AVss, and AVref-
- Ports 1 6 and 1 7 should be connected to V_{DD} through resistors of sufficiently high value such that the sink current into these pins cannot exceed the I_{OL1} spec of these pins
- The following pins must be disconnected XTAL2 and all pins not specified above.
- 2. Idle Mode
 - The following pins must be forced to V_{DD} : \overline{EA} , Port 0, and \overline{EW} .

 - b The following pins must be forced to V_{SS}. RST, STADC, AV_{ss}, and AV_{ref}...
 Ports 1 6 and 1 7 should be connected to V_{DD} through resistors of sufficiently high value such that the sink current into these pins cannot exceed the IOL1 spec of these pins. These pins must not have logic 0 written to them prior to this measurement
 - The following pins must be disconnected XTAL2 and all pins not specified above.
- Power-Down Mode
 - a. The following pins must be forced to V_{DD}: EA, Port 0, and EW
 - The following pins must be forced to VSS RST, STADC, XTAL1, AVss, and AVref-
- Ports 1 6 and 1 7 should be connected to V_{DD} through resistors of sufficiently high value such that the sink current into these pins cannot exceed the lour spec of these pins. These pins must not have logic 0 written to them prior to this measurement.
- d. The following pins must be disconnected: XTAL2 and all pins not specified above.

7110826 0084946 T17 **==**

87C552

EPROM CHARACTERISTICS

The 87C552 is programmed by using a modified Quick-Pulse ProgrammingTM algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C552 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C552 manufactured by Philips Semiconductors.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, theencryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 13 and 14. Figure 15 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 13. Note that the 87C552 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 13. The code byte to be programmed into that location is applied to port 0. RST, PSEN, and pins of ports 2 and 3 specified in Table 3 are held at the "Program Code Data" levels indicated in Table 3. The ALE/PROG is pulsed low 25 times as shown in Figure 14.

To program the encryption table, repeat the 25-pulse programming sequence for addresses 0 through 1FH, using the "Pgm Encryption Table" levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25-pulse programming sequence using the "Pgm Lock Bit" levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot

Program Verification

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be red is applied to ports 1 and 2 as shown in Figure 15. The other pins are held at the "Verify Code Data" levels indicated in Table 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:


(030H) = 15H indicates manufactured by Signetics

(031H) = 94H indicates 87C552

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

LOGIC SYMBOL



Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to the light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345-5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000µW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient. Erasure leaves the array in an all 1s state.

April 30, 1992

7 7110826 0084947 953 1

Reading the Signature Bytes

[™]Trademark phrase of Intel Corporation.

87C552

Table 3. EPROM Programming Modes


MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	<u> </u>
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm lock bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm lock bit 2	1	0	0*	V _{PP}	1	1		-


NOTES:

Valid low for that pin; 1 = valid high for that pin. V_{PP} 12 75V ±0.25V


 V_{DD} $5V \pm 10\%$ during programming and verification.

ALE/PROG receives 25 programming pulses whill V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and





87C552



EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb} = 21^{\circ}C \text{ to } +27^{\circ}C, V_{DD} = 5V \pm 10\%, V_{SS} = 0V \text{ (See Figure 16)}$

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	٧
Ірр	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} setup to PROG low	10		μs
t _{GHSL}	V _{PP} hold after PROG	10		μs
t _{GLGH}	PROG width	90	110	μs
†AVQV	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	<u> </u>
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	<u> </u>
t _{GHGL}	PROG high to PROG low	10		μs

87C552

