

74ACQ657 • 54ACTQ/74ACTQ657 Quiet Series Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE® Outputs

General Description

The 'ACQ/'ACTQ657 contains eight non-inverting buffers with TRI-STATE outputs and an 8-bit parity generator/ checker. Intended for bus oriented applications, the device combines the '245 and the '280 functions in one package.


The 'ACQ/'ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.


Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Combines the '245 and the '280 functions in one package
- 300 mil 24-pin slim dual-in-line package
- Outputs source/sink 24 mA
- 'ACTQ has TTL-compatible inputs
- Standard Military Drawing (SMD)
- 'ACTQ657: 5962-92197

Logic Symbols

Connection Diagrams





Pin Names	Description
A ₀ -A ₇	Data Inputs/TRI-STATE Outputs
B ₀ -B ₇	Data Inputs/TRI-STATE Outputs
T/R	Transmit/Receive Input
ŌĒ	Enable Input
PARITY	Parity Input/TRI-STATE Output
ODD/ EVEN	ODD/EVEN Parity Input
ERROR	Error TRI-STATE Output

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

FACT Quiet Series™ and GTO™ are trademarks of National Semiconductor Corporation.

Functional Description

The Transmit/Receive (T/\overline{R}) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active HIGH) enables data from the A port to the B port; Receive (active LOW) enables data from the B port to the A port.

The Output Enable (\overline{OE}) input disables the parity and \overline{ERROR} outputs and both the A and B ports by placing them in a HIGH-Z condition when the Output Enable input is HIGH

When transmitting (T/ \overline{R} HIGH), the parity generator detects whether an even or odd number of bits on the A port are HIGH and compares these with the condition of the pari-

ty select (ODD/ $\overline{\text{EVEN}}$). If the Parity Select is HIGH and an even number of A inputs are HIGH, the Parity output is HIGH

In receiving mode (T/R LOW), the parity select and number of HIGH inputs on port B are compared to the condition of the Parity input. If an even number of bits on the B port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, then ERROR will be HIGH to indicate no error. If an odd number of bits on the B port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, the ERROR will be LOW indicating an error.

Function Table

Number of Inputs That		Input	s	Input/ Output	Outputs		
Are High	ŌĒ	T/R	ODD/EVEN	Parity	ERROR	Outputs Mode	
0, 2, 4, 6, 8	L	н	Н	н	Z	Transmit	
	L	Н	L	L	Z	Transmit	
	L	L	Н	Н	н	Receive	
	L	L	Н	L	L	Receive	
	L	L	L	Н	L	Receive	
	L	L	L	L	н	Receive	
1, 3, 5, 7	L	Н	Н	L	Z	Transmit	
	L	н	L	Н	Z	Transmit	
	L	L	Н	н	L	Receive	
	L	L	Н	L	Н	Receive	
	L	L	L	Н	Н	Receive	
	L	L	L	L	L	Receive	
Immaterial	Н	×	X	Z	Z	Z	

H = HIGH Voltage Level

Function Table

Int	outs	Outputs
ŌĒ	T/R	Carpais
L	L	Bus B Data to Bus A
L	н	Bus A Data to Bus B
Н	X	High-Z State

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

L = LOW Voltage Level

X = Immaterial

Functional Block Diagram $o^{T/\bar{R}}$ E₀ B₁ ^{E2}0 E₃ -B₄ ____o <u>е</u>6 ₆₇ o ODD/EVEN 2 GROUND PINS 1 V_{CC} PIN TL/F/10636-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

omoo, blod batoro for availability	and oppositionations.
Supply Voltage (V _{CC})	-0.5V to $+7.0V$
DC Input Diode Current (I _{IK})	
$V_I = -0.5V$	-20 MA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V _I)	-0.5 V to $V_{CC} + 0.5$ V
DC Output Diode Current (IOK)	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+ 20 mA
DC Output Voltage (V _O)	-0.5 V to $V_{CC} + 0.5$ V
DC Output Source	
or Sink Current (I _O)	\pm 50 mA
DC V _{CC} or Ground Current	
per Output Pin (I _{CC} or I _{GND})	\pm 50 mA
Storage Temperature (T _{STG})	-65°C to +150°C
DC Latch-up Source or	

Sink Current

Junction Temperature (T_J)

CDIP 175°C PDIP 140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT circuits outside databook specifications.

Recommended Operating Conditions

 Supply Voltage (V_{CC})
 2.0V to 6.0V

 'ACQ
 2.0V to 6.0V

 'ACTQ
 4.5V to 5.5V

 Input Voltage (V_I)
 0V to V_{CC}

 Output Voltage (V_O)
 0V to V_{CC}

 Operating Temperature (T_A) (Note 2)
 74000 ACTO

74ACQ/ACTQ $-40^{\circ}\text{C to} + 85^{\circ}\text{C}$ 54ACTQ $-55^{\circ}\text{C to} + 125^{\circ}\text{C}$ Minimum Input Edge Rate $\Delta V/\Delta t$

'ACQ Devices
V_{IN} from 30% to 70% of V_{CC}

V_{CC} @ 3.0V, 4.5V, 5.5V 125 mV/ns

Minimum Input Edge Rate $\Delta V/\Delta t$ 'ACTQ Devices

V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note 2: All commercial packaging is not recommended for applications requiring greater than 200 temperature cycles from $-65^{\circ}\mathrm{C}$ to $+150^{\circ}\mathrm{C}$.

DC Characteristics for 'ACQ Family Devices

			74ACQ T _A = +25°C		74ACQ		
Symbol	Parameter	V _{CC} (V)			T _A = -40°C to +85°C	Units	Conditions
			Тур	Guaranteed Limits			
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1V or V _{CC} - 0.1V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.85	2.46 3.76 4.76	V	$\begin{tabular}{ll} *V_{\mbox{\scriptsize IN}} &= V_{\mbox{\scriptsize IL}} \mbox{\ or } V_{\mbox{\scriptsize IH}} \\ &- 12 \mbox{\ mA} \\ &- 24 \mbox{\ mA} \\ &- 24 \mbox{\ mA} \\ \end{tabular}$

±300 mA

^{*}Maximum of 8 outputs loaded; thresholds on input associated with output under test.

			74ACQ		74ACQ		
Symbol	Parameter	v _{cc} (v)	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions
			Тур	Guai	ranteed Limits		
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	v	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IOL} = V_{IL} \text{ or } V_{IH}$ $V_{IOL} = V_{IL} \text{ or } V_{IH}$ $V_{II} = V_{II} \text{ or } V_{II}$ $V_{II} = V_{II} \text{ or } V_{II$
I _{IN}	Maximum Input Leakage Current (T/R, ŌE, ODD/EVEN Inputs)	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND (Note 1)
I _{OLD}	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current	5.5			−75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		8.0	80.0	μΑ	V _{IN} = V _{CC} or GND (Note 1)
l _{OZT}	Maximum I/O Leakage Current (A _n , B _n Inputs)	5.5		±0.6	±6.0	μΑ	$V_{I}(OE) = V_{IL}, V_{IH}$ $V_{I} = V_{CC}, GND$ $V_{O} = V_{CC}, GND$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.1	1.5		V	Figures 2-12, 13 (Notes 2, 3)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-1.2		v	Figures 2-12, 13 (Notes 2, 3)
V _{IHD}	Minimum High Level Dynamic Input Voltage	5.0	3.1	3.5		V	(Notes 2, 4)
V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0	1.9	1.5		v	(Notes 2, 4)

^{*}Maximum of 8 outputs loaded; thresholds on input associated with output under test.

Note 2: Plastic DIP package.

 $[\]dagger \text{Maximum test duration 2.0 ms, one output loaded at a time.}$

Note 1: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .

Note 3: Max number of outputs defined as (n). Data Inputs are driven 0V to 5V. One output @ GND.

Note 4: Max number of Data Inputs (n) switching. (n - 1) Inputs switching 0V to 5V ('ACQ). Input-under-test switching: 5V to threshold (V_{ILD}), 0V to threshold (V_{IHD}) f = 1 MHz.

	Parameter				54ACTQ	74ACTQ		
Symbol		V _{CC} (V)			T _A = -55°C to + 125°C	T _A = -40°C to +85°C	Units	Conditions
			Тур		Guaranteed Li	mits		
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	V	$^*V_{\text{IN}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ -24 mA $^{\text{IOH}}$ -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	v	$I_{OUT} = 50 \mu\text{A}$
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	٧	$^*V_{IN} = V_{IL} \text{ or } V_{IH}$ IOL IOL IOL IOL IOL
I _{IN}	Maximum Input Leakage Current (T/R, ŌE, ODD/EVEN Inputs)	5.5		±0.1	± 1.0	± 1.0	μΑ	$V_{I} = V_{CC}$, GND
lozt	Maximum I/O Leakage Current (A _n , B _n Inputs)	5.5		±0.6	± 11.0	± 6.0	μΑ	$V_{I} = V_{IL}, V_{IH}$ $V_{O} = V_{CC}, GND$
ICCT	Maximum I _{CC} /Input	5.5	0.6		1.6	1.5	mA	$V_I = V_{CC} - 2.1V$
lold	†Minimum Dynamic	5.5			50	75	mA	V _{OLD} = 1.65V Max
lohd	Output Current	5.5			-50	−75	mA	V _{OHD} = 3.85V Min
Icc	Maximum Quiescent Supply Current	5.5		8.0	160.0	80.0	μΑ	V _{IN} = V _{CC} or GND (Note 1)
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.1	1.5			٧	Figures 2-12, 13 (Notes 2, 3)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-1.2			٧	Figures 2-12, 13 (Notes 2, 3)
V _{IHD}	Minimum High Level Dynamic Input Voltage	5.0	1.9	2.2			٧	(Notes 2, 4)
V _{ILD}	Maximum Low	5.0	12	0.8			v	(Notes 2, 4)

^{*}All outputs loaded; thresholds on input associated with output under test.

Level Dynamic Input Voltage 5.0

1.2

0.8

٧

[†]Maximum test duration 2.0 ms, one output loaded at a time.

Note 1: I_{CC} for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

Note 2: Plastic DIP package.

 $[\]textbf{Note 3:} \ \text{Max number of outputs defined as (n).} \ n-1 \ \text{Data Inputs are driven 0V to 3V; one output } @ \ \text{GND.}$

Note 4: Max number of Data Inputs (n) switching. (n - 1) Inputs switching 0V to 3V ('ACQ). Input-under-test switching; 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}) f = 1 MHz.

AC Electrical Characteristics

				74ACQ		74.	ACQ	
Symbol	Parameter	V _{CC} * (V)	1	T _A = 25°(C _L = 50 p		T _A = -40 C _L =	Units	
			Min	Тур	Max	Min	Max	
t _{PLH} , t _{PHL}	Propagation Delay A _n to B _n , B _n to A _n	3.3 5.0	2.5 1.5	8.0 5.0	11.5 7.5	2.5 1.5	12.0 8.0	ns
t _{PLH} , t _{PHL}	Propagation Delay An to Parity	3.3 5.0	3.0 2.0	11.5 7.0	16.5 10.5	3.0 2.0	17.0 11.0	ns
t _{PLH} , t _{PHL}	Propagation Delay ODD/EVEN to PARITY	3.3 5.0	3.0 2.5	10.0 6.5	15.0 10.0	3.0 2.5	15.5 10.5	ns
t _{PLH} , t _{PHL}	Propagation Delay ODD/EVEN to ERROR	3.3 5.0	3.0 2.5	10.0 6.5	15.0 10.0	3.0 2.5	15.5 10.5	ns
t _{PLH} , t _{PHL}	Propagation Delay B _n to ERROR	3.3 5.0	3.5 2.5	11.5 7.0	16.0 10.5	3.5 2.5	16.5 11.0	ns
t _{PLH} , t _{PHL}	Propagation Delay PARITY to ERROR	3.3 5.0	3.0 2.0	9.0 6.0	13.5 9.0	3.0 2.0	14.0 9.5	ns
t _{PZH} , t _{PZL}	Output Enable Time OE to A _n /B _n	3.3 5.0	2.5 2.0	9.0 6.0	13.5 9.0	2.5 2.0	14.0 9.5	ns
t _{PHZ} , t _{PLZ}	Output Disable Time OE to A _n /B _n	3.3 5.0	1.0 1.0	8.5 5.5	13.0 8.5	1.0 1.0	13.5 9.0	ns
t _{PZH} , t _{PZL}	Output Enable Time OE to ERROR (Note 1)	3.3 5.0	2.5 2.0	9.0 6.0	13.5 9.0	2.5 2.0	14.0 9.5	ns
t _{PHZ} , t _{PLZ}	Output Disable Time OE to ERROR	3.3 5.0	1.0 1.0	8.5 5.5	13.0 8.5	1.0 1.0	13.5 9.0	ns
t _{PZH} , t _{PZL}	Output Enable Time OE to PARITY	3.3 5.0	2.5 2.0	9.0 6.0	13.5 9.0	2.5 2.0	14.0 9.5	ns
t _{PHZ} , t _{PLZ}	Output Disable Time OE to PARITY	3.3 5.0	1.0 1.0	8.5 5.5	13.0 8.5	1.0 1.0	13.5 9.0	ns
toshl, toslh	Output to Output Skew** An, Bn to Bn, An	3.3 5.0		1.0 0.5	1.5 1.0		1.5 1.0	ns

^{*}Voltage Range 3.3 is 3.3V $\pm 0.3 \text{V}$

Note 1: These delay times reflect the TRI-STATE recovery time only and not the signal time through the buffers or the parity check circuitry. To assure VALID information at the ERROR pin, time must be allowed for the signal to propagate through the drivers (8 to A), through the parity check circuitry (same as A to PARITY), and to the ERROR output after the ERROR pin has been enabled (Output Enable times). VALID data at the ERROR pin \geq (A to PARITY) + (Output Enable Time).

Voltage Range 5.0 is 5.0V \pm 0.5V

^{**}Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (toSHL) or LOW to HIGH (toSLH). Parameter guaranteed by design. Not tested.

AC Electrical Characteristics

		74ACTQ			54	ACTQ	74			
Symbol	Symbol Parameter		T _A = 25°C C _L = 50 pF		$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$ $C_L = 50 \text{ pF}$		$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$		Units	
			Min	Тур	Max	Min	Max	Min	Max	
t _{PLH} , t _{PHL}	Propagation Delay A _n to B _n , B _n to A _n	5.0	1.5	5.0	8.0	1.5	9.0	1.5	8.5	ns
t _{PLH} , t _{PHL}	Propagation Delay A _n to Parity	5.0	2.5	7.5	11.0	1.5	13.5	2.5	11.5	ns
t _{PLH} , t _{PHL}	Propagation Delay ODD/EVEN to PARITY	5.0	2.5	6.5	10.5	1.5	10.5	2.5	11.0	ns
t _{PLH} , t _{PHL}	Propagation Delay ODD/EVEN to ERROR	5.0	2.5	6.5	10.5	1.5	11.0	2.5	11.0	ns
t _{PLH} , t _{PHL}	Propagation Delay B _n to ERROR	5.0	3.0	7.5	11.0	1.5	13.5	3.0	11.5	ns
t _{PLH} , t _{PHL}	Propagation Delay PARITY to ERROR	5.0	2.0	6.0	9.5	1.5	10.5	2.0	10.0	ns
t _{PZH} , t _{PZL}	Output Enable Time OE to A _n /B _n	5.0	2.0	6.0	9.5	1.5	12.0	2.0	10.0	ns
t _{PHZ} , t _{PLZ}	Output Disable Time OE to A _n /B _n	5.0	1.0	5.0	9.0	1.5	9.0	1.0	9.5	ns
t _{PZH} , t _{PZL}	Output Enable Time OE to ERROR (Note 1)	5.0	2.0	6.0	9.5	1.5	11.5	2.0	10.0	ns
t _{PHZ} ,	Output Disable Time OE to ERROR	5.0	1.0	6.0	9.0	1.5	9.0	1.0	9.5	ns
t _{PZH} , t _{PZL}	Output Enable Time OE to PARITY	5.0	2.0	6.0	9.5	1.5	11.5	2.0	10.0	ns
t _{PHZ} , t _{PLZ}	Output Disable Time OE to PARITY	5.0	1.0	5.0	9.0	1.5	8.5	1.0	9.5	ns
toshL, toslh	Output to Output Skew** A _n , B _n to B _n , A _n	5.0		0.5	1.0				1.0	ns

^{*}Voltage Range 5.0 is 5.0V $\pm 0.5 \text{V}$

Note 1: These delay times reflect the TRI-STATE recovery time only and not the signal time through the buffers or the parity check circuitry. To assure VALID information at the ERROR pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuitry (same as A to PARITY), and to the ERROR output after the ERROR pin has been enabled (Output Enable times). VALID data at the ERROR pin \geq (A to PARITY) + (Output Enable Time).

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	160.0	pF	$V_{CC} = 5.0V$

^{**}Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (toSHL) or LOW to HIGH (toSLH). Parameter guaranteed by design. Not tested.

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500Ω.
- 2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.




FIGURE 1. Quiet Output Noise Voltage Waveforms

Note A. V_{OHV} and V_{OLP} are measured with respect to ground reference. **Note B.** Input pulses have the following characteristics: f=1 MHz, $t_r=3$ ns, $t_f=3$ ns, skew <150 ps.

4. Set V_{CC} to 5.0V.

- Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.
- Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.

VOLP/VOLV and VOHP/VOHV:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the HL transition. Measure V_{OHP} and V_{OHV} on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

VILD and VIHD:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the
 output begins to oscillate. Oscillation is defined as noise
 on the output LOW level that exceeds V_{IL} limits, or on
 output HIGH levels that exceed V_{IH} limits. The input
 LOW voltage level at which oscillation occurs is defined
 as V_{II} n.
- Next increase the input HIGH voltage level on the word generator, V_{IH} until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.





FIGURE 2. Simultaneous Switching Test Circuit


TL/F/10636-7

Ordering Information


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




Physical Dimensions inches (millimeters)



28-Terminal Ceramic Leadless Chip Carrier (L) NS Package Number E28A




24-Lead Slim Ceramic (0.300° Wide Dual-In-Line Package (SD) NS Package Number J24F





Lit. # 115120



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240 National Semiconductor
GmbH
Livry-Gargan-Str. 10
D-82256 Fürstenfeldbruc
Germany
Tel: (81-41) 35-0
Telex: 527649
Fax: (81-41) 35-1

National Semiconducto Japan Ltd. Sumitomo Chemical Engineering Center Bldg, 7F 1-7-1, Nakase, Mihama-l Chiba-City, Ciba Prefecture 261 Tef: (043) 299-2500 Fax: (043) 299-2500

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181 National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998