

CY7C375

## 128-Macrocell Flash

### **Features**

- 128 macrocells in eight logic blocks
- 128 I/O pins
- 6 dedicated inputs including 4 clock pins
- No hidden delays
- · High speed
  - $--f_{MAX} = 100 \text{ MHz}$
  - $-t_{PD} = 12 \text{ ns}$
  - $-t_S = 9 \text{ ns}$
  - $-t_{CO} = 9 \text{ ns}$
- Electrically alterable FLASH technology
- Available in 160-pin POFP and CPGA packages

### **Functional Description**


The CY7C375 is a Flash Erasable Programmable Logic Device (EPLD) and is part of the FLASH370 family of high-density, high-speed PLDs. Like all members of the FLASH370 family, the CY7C375 is designed to bring the ease of use and high performance of the 22V10 to high-density PLDs.

The 128 macrocells in the CY7C375 are divided between eight logic blocks. Each logic block includes 16 macrocells, a 72 x 86 product term array, and an intelligent product term allocator.

The logic blocks in the FLASH370 architecture are connected with an extremely fast and predictable routing resource—the Programmable Interconnect Matrix (PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect.

Like all members of the FLASH370 family, the CY7C375 is rich in I/O resources. Every macrocell in the device features an associated I/O pin, resulting in 128 I/O pins on the CY7C375. In addition, there are four dedicated inputs and two input/ clock pins.

Finally, the CY7C375 features a very simple timing model. Unlike other high-density PLD architectures, there are no hidden speed delays such as fanout effects, interconnect delays, or expander delays. Regardless of the number of resources used or the type of application, the timing parameters on the CY7C375 remain the same.



### Coloction Cuide

		7C375-100	7C375-83	7C375-66
Maximum Propagation Delay (n	s)	12	15	20
Maximum Standby Current, I <sub>CC1</sub> (mA)	Commercial	300	300	300
	Military		370	370
Maximum Operating	Commercial	330	330	330
Current, I <sub>CC2</sub> (mA)	Military		400	400


Shaded area contains advanced information.



CY7C375

**Pin Configuration** 

Ceramic Quad Flatpack (CQFP) Top View





CY7C375

## Functional Description (continued)

### Logic Block

The number of logic blocks distinguishes the members of the FLASH370 family. The CY7C375 includes eight logic blocks. Each logic block is constructed of a product term array, a product term allocator, and 16 macrocells.

### Product Term Array

The product term array in the FLASH370 logic block includes 36 inputs from the PIM and outputs 86 product terms to the product term allocator. The 36 inputs from the PIM are available in both positive and negative polarity, making the overall array size 72 x 86. This large array in each logic block allows for very complex functions to be implemented in single passes through the device.

### Product Term Allocator

The product term allocator is a dynamic, configurable resource that shifts product terms to macrocells that require them. Any number of product terms between 0 and 16 inclusive can be assigned to any of the logic block macrocells (this is called product term steering). Furthermore, product terms can be shared among multiple macrocells. This means that product terms that are common to more than one output can be implemented in a single product term. Product term steering and product term sharing help to increase the effective density of the FLASH370 PLDs. Note that product term allocation is handled by software and is invisible to the user.

#### I/O Macrocell

Each of the macrocells on the CY7C375 has a separate I/O pin associated with it. The input to the macrocell is the sum of between 0 and 16 product terms from the product term allocator. The macrocell includes a register that can be optionally bypassed, polarity control over the input sum-term, and four global clocks to trigger the register. The macrocell also features a separate feedback path to the PIM so that the register can be buried if the I/O pin is used as an input.

### **Programmable Interconnect Matrix**

The Programmable Interconnect Matrix (PIM) connects the eight logic blocks on the CY7C375 to the inputs and to each other. All

inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM.

### **Development Tools**

Development software for the CY7C375 is available from Cypress's Warp2<sup>™</sup> and Warp3<sup>™</sup> software packages. Both of these products are based on the IEEE standard VHDL language. Cypress also supports third-party vendors such as ABEL \*\*, CUPL \*\*, and LOG/iC \*\*. Please contact your local Cypress representative for further information.

### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

•
Storage Temperature 65°C to +150°C
Ambient Temperature with Power Applied 55°C to +125°C
Supply Voltage to Ground Potential 0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State 0.5V to +7.0V
DC Input Voltage 0.5V to +7.0V
DC Program Voltage
Output Current into Outputs 16 mA
Static Discharge Voltage
Latch-Up Current >200 mA

### **Operating Range**

Range	Ambient Temperature	$v_{cc}$
Commercial	0°C to +70°C	5V ± 5%
Military <sup>[1]</sup>	- 55°C to +125°C	5V ± 10%

### Note:

1. TA is the "instant on" case temperature.

CY7C375



## **PRELIMINARY**

## Electrical Characteristics Over the Operating Range<sup>[2]</sup>


					7C	375	
Parameter	Description		Test Conditions			Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.$	$I_{OH} = -3.2 \text{ mA (C}$	om'l/Ind)	2.4		v
			$I_{OL} = -2.0 \text{ mA (M}$	iil)			v
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min.	$I_{OH} = 16 \text{ mA (Con}$	ı'l/Ind)		0.5	V
			$I_{OL} = 12 \text{ mA (Mil)}$				v
V <sub>IH</sub>	Input HIGH Voltage				2.0	7.0	V
V <sub>IL</sub>	Input LOW Voltage					0.8	v
I <sub>IX</sub>	Input Load Current	$GND \le V_{I} \le V_{CC}$		-10	+10	μA	
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_0 \leq 1$	$GND \le V_O \le V_{CC}$ , Output Disabled		-50	+50	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[3]</sup>	$V_{CC} = Max., V$	$V_{CC} = Max., V_{OUT} \approx 0.5V$		-30	-90	mA
I <sub>CC1</sub>	Power Supply Current	$ \begin{array}{c c} V_{CC} = \text{Max., } I_{OUT} = 0 \text{ mA,} \\ f = 0 \text{ mHz, } V_{IN} = \text{GND, } V_{CC} \end{array} \qquad \begin{array}{c} \text{Com'l} \\ \text{Mil} \end{array} $			300	mA	
	(Standby)			Mil		370	1
I <sub>CC2</sub>	Power Supply Current	$V_I = V_{CC}$ or GND, $f = 40$ MHz Com'l		Com'l	<del></del>	330	mA
				Mil		400	1

### Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0V$ at $f=1$ MHz	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0V$ at $f = 1$ MHz	12	pF

- Notes: 2. Se See the last page of this specification for Group A subgroup testing information.
- Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second.  $V_{OUT} = 0.5V$  has been chosen to avoid test problems caused by tester ground degradation.
- Tested initially and after any design or process changes that may affect these parameters.

### **AC Test Loads and Waveforms**



Equivalent to:

THÉVENIN EQUIVALENT 99Ω (COM'L)

136Ω (MIL) 2.08V (COM'L) **OUTPUT O** 2.13V (MIL)



CY7C375

Switching Characteristics Over the Operating Range<sup>[5]</sup>

			5-100	7C375-83		7C375-66		]	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Combinato	orial Mode Parameters								
t <sub>PD</sub>	Input to Combinatorial Output	T	12		15		20	ns	
t <sub>PDL</sub>	Input to Output Through Transparent Input or Output Latch		14		17		22	ns	
tPDLL	Input to Output Through Transparent Input and Output Latches		16		19		24	ns	
t <sub>EA</sub>	Input to Output Enable		16		19		24	ns	
ter	Input to Output Disable		16		19		24	ns	
Input Regi	stered/Latched Mode Parameters		'				•		
twL	Clock or Latch Enable Input LOW Time	5		6		8		ns	
t <sub>WH</sub>	Clock or Latch Enable Input HIGH Time	5		6		8		ns	
t <sub>IS</sub>	Input Register or Latch Set-Up Time	2		3		4		ns	
t <sub>IH</sub>	Input Register or Latch Hold Time	2		3		4		ns	
t <sub>ICO</sub>	Input Register Clock or Latch Enable to Combinatorial Output		16		19		24	ns	
t <sub>ICOL</sub>	Input Register Clock or Latch Enable to Output Through Transparent Output Latch		18		21		26	ns	
f <sub>MAX1</sub>	Maximum Frequency of (2) CY7C375s in Input Registered Mode (Lesser of 1/(t <sub>ICO</sub> + t <sub>IS</sub> ) and 1/(t <sub>WL</sub> + t <sub>WH</sub> ))			45.5		35.7		MHz	
f <sub>MAX2</sub>	Maximum Frequency Data Path in Input Registered/Latched Mode (Least of 1/t <sub>ICO</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ))	62.5		52.6		41.7		MHz	
Output Re	gistered/Latched Mode Parameters	L	,				·		
t <sub>CO</sub>	Clock or Latch Enable to Output		9		12		15	ns	
ts	Set-Up Time from Input to Clock or Latch Enable	9		12		15		ns	
t <sub>H</sub>	Register or Latch Data Hold Time	0		0		0		ns	
t <sub>CO2</sub>	Output Clock or Latch Enable to Output Delay (Through Memory Array)		16		19		24	ns	
t <sub>SCS</sub>	Output Clock or Latch Enable to Output Clock or Latch Enable (Through Memory Array)	10		12		15		ns	
$t_{\rm SL}$	Set-Up Time from Input Through Transparent Latch to Output Register Clock or Latch Enable	12		15		20		ns	
tHL	Hold Time for Input Through Transparent Latch from Output Register Clock or Latch Enable	0		0		0		ns	
f <sub>MAX3</sub>	Maximum Frequency of (2) CY7C375s in Output Registered Mode (Lesser of 1/(t <sub>CO</sub> + t <sub>S</sub> ) and 1/(t <sub>WL</sub> + t <sub>WH</sub> ))			41.7		33.3		MHz	
f <sub>MAX4</sub>	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> )			83,3		62.5		MHz	
f <sub>MAX5</sub>	Maximum Frequency with Internal Feedback in Output Registered Mode (Least of 1/t <sub>SCS</sub> , 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> ) <sup>[4]</sup>			83		66		MHz	
Pipelined I	Mode Parameters					,			
t <sub>ICS</sub>	Input Register Clock to Output Register Clock	12		15		20		ns	
f <sub>MAX6</sub>	Maximum Frequency in Pipelined Mode (Least of $1/(t_{CO} + t_{IS})$ , $1/t_{ICS}$ , $1/(t_{WL} + t_{WH})$ , $1/(t_{IS} + t_{IH})$ , or $1/t_{SCS}$ )	83.3		66.6		50.0		MHz	

Shaded area contains advanced information.

Note:
5. All AC parameters are measured with 16 outputs switching.

7C375-5



## **PRELIMINARY**


## Switching Characteristics Over the Operating Range<sup>[5]</sup> (continued)


		7C375-100		7C375-83		7C375-66		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Reset/Pres	et Parameters	•		·	·	L	<b></b>	
$t_{RW}$	Asynchronous Reset Width	12		15		20		ns
t <sub>RR</sub>	Asynchronous Reset Recovery Time	14		17		22		ns
t <sub>RO</sub>	Asynchronous Reset to Output		18		21		26	ns
tpw	Asynchronous Preset Width	12		15		20		ns
t <sub>PR</sub>	Asynchronous Preset Recovery Time	14		17		22		ns
tPO	Asynchronous Preset to Output		18		21		26	ns

Shaded area contains advanced information.


## **Switching Waveforms**

## Combinatorial Output





**Latched Output** 




7C375-7

CYPRESS SEMICONDUCTOR = **PRELIMINARY** 

CY7C375




## Registered Input



7C375-8


### Input Clock to Output Clock





7C375-9

### **Latched Input**







CY7C375

## Switching Waveforms (continued)

## **Latched Input and Output**








### 7C375-12

### **Asynchronous Preset**






CY7C375

## Switching Waveforms (continued)

## Output Enable/Disable



7C375-14

## **Ordering Information**

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
100	CY7C375-100NC	N160	160-Lead PQFP	Commercial
83	CY7C375-83NC	N160	160-Lead PQFP	Commercial
	CY7C375-83GMB	G160	160-Pin PGA	Military
66	CY7C375-66NC	N160	160-Lead PQFP	Commercial
	CY7C375-66GMB	G160	160-Pin PGA	Military

Shaded areas contain advanced information.

### MILITARY SPECIFICATIONS **Group A Subgroup Testing** DC Characteristics

Parameter	Subgroups
$V_{\mathrm{OH}}$	1, 2, 3
$V_{\mathrm{OL}}$	1, 2, 3
V <sub>IH</sub>	1, 2, 3
$V_{IL}$	1, 2, 3
$I_{IX}$	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
$I_{CC1}$	1, 2, 3
I <sub>CC2</sub>	1, 2, 3

## **Switching Characteristics**

Parameter	Subgroups
$t_{\mathrm{PD}}$	7, 8, 9, 10, 11
t <sub>PDL</sub>	7, 8, 9, 10, 11
t <sub>PDLL</sub>	7, 8, 9, 10, 11
t <sub>CO</sub>	7, 8, 9, 10, 11
t <sub>ICO</sub>	7, 8, 9, 10, 11
t <sub>ICOL</sub>	7, 8, 9, 10, 11
t <sub>S</sub>	7, 8, 9, 10, 11
$t_{ m SL}$	7, 8, 9, 10, 11
t <sub>H</sub>	7, 8, 9, 10, 11
t <sub>HL</sub>	7, 8, 9, 10, 11
t <sub>IS</sub>	7, 8, 9, 10, 11
t <sub>IH</sub>	7, 8, 9, 10, 11
t <sub>ICS</sub>	7, 8, 9, 10, 11
t <sub>EA</sub>	7, 8, 9, 10, 11
t <sub>ER</sub>	7, 8, 9, 10, 11

Document #: 38-00217-A