DISTINCTIVE CHARACTERISTICS

- High speed access times down to 35 ns maximum
- Automatic power-down when deselected
- Low power dissipation

- High output drive
- TTL compatible interface levels
- No power-on current surge

GENERAL DESCRIPTION


The Am2147/Am21L47 Series are high-performance, 4096 x 1-bit, static, read/write, random-access memories. It is organized as 4096 words by one bit per word. All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. All inputs are purely capacitive MOS loads. The outputs will drive up to seven standard TTL loads or up to six Schottky TTL loads.

Only a single +5-volt power supply is required. When deselected $(\overline{\text{CS}} \geqslant \text{V}_{\text{IH}})$, the Am2147 automatically enters a

power-down mode which reduces power dissipation by more than 85%. When selected, the chip powers up again with no access time penalty.

Data In and Data Out use separate pins on the standard 18-pin package. Data Out is the same polarity as Data In. Data Out is a three-state signal allowing wired-or operation of several chips. Data In and Data Out may be connected together for operation in a common data bus environment.


BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE

	A - 0447 25	Am2147-45	Am21L47-45	Am2147-55	Am21L47-55	Am2147-70	Am21L47-70
Part Number	Am2147-35	AIII2 147-40	Allie to to				70
Maximum Access	35	45	45	55	55	70	70
time (ns)			105	180	125	160	125
Maximum Active	180	180	125	180		(180 mil)	
Current (mA) Maximum Standby	30	30	15	30	15	20 (30 mil)	15
Current (mA)						Yes	
Full Military Operating Range Version		Yes		Yes			

CONNECTION DIAGRAMS Top View




^{*}Also available for military customers in an 18-Pin Ceramic Flatpack. Pinout is identical to DIPs.

Note: Pin 1 is marked for orientation.

BIT MAP

Address [Address Designators					
External	Internal					
A ₀	A ₂					
A ₁	A ₅					
A ₂	A ₄					
Aз	Аз					
A4	Ag					
A ₅	A ₇					
A ₆	A ₁					
A ₇	Ao					
A ₈	A ₁₁					
A ₉	Ag					
A ₁₀	A ₁₀					
A ₁₁	A ₆					



Die Size: 0.130 x 0.106


ORDERING INFORMATION

www.DataSheet4U.com

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid C	ombinations
AM2147-35	
AM2147-45	
AM2147-55	
AM2147-70	PC, PCB, DC, DCB,
AM21L47-45	
AM21L47-55	
AM21L47-70	

Valid Combinations

Valid Combinations list configurations planned to be supported in volum for this device. Consult MSIS sales department to confirm availability of specific valid combinations, and to obtain additional data on MSIS's standard military grade products.

MILITARY ORDERING INFORMATION


APL Products

www.DataSheet4U.com

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number

h Speed Option (if

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations						
AM2147-45						
AM2147-55	/BVA					
AM2147-70						
AM2147-45						
AM2147-55	/BUC					
AM2147-70						

4K x 1 NMOS Static RAM

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult MSIS sales department to confirm availability of specific valid combinations, and to obtain additional data on MSIS's standard military grade products.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

A₀ - A₁₁ Address inputs

The address input lines select the RAM location to be read or written.

CS Chip Select (Input, Active LOW)

The Chip Select selects the memory device.

WE Write Enable (Input, Active LOW)

When WE is LOW and CS is also LOW, data is written into the location specified on the address pins.

D_{IN} Data In (Input)

This pin is used for entering data during write operations.

DOUT Data Out (Output, Three-State)

This pin is three state during write operations. It becomes active when \overline{CS} is LOW and \overline{WE} is HIGH.

V_{CC} Power Supply

Vss Ground

ABSOLUTE MAXIMUM RATINGS

www.Storage.e.Temperature	65 to +150°C
Ambient Temperature with	
Power Applied	55 to +125°C
Supply Voltage	0.5 V to +7.0 V
Signal Voltages with	
respect to ground	3.5 V to +7.0 V
Power Dissipation	1.2 W
	20. mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Absolute Maximum Ratings are for system-design reference; parameters given are not 100% tested.

OPERATING RANGES

(T _A) 0 to +70°C +4.5 V to +5.5 V
(T _A)*55 to +125°C +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

*TA is defined as the "instant on" case temperature.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

	_			Am2147-35 Am2147-45 Am2147-55			Am21L47-45 Am21L47-55 Am21L47-70		Am2147-70	
Parameter Symbol	Parameter Description	Test 0	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
JOH	Output High Current	V _{OH} = 2.4 V	V _{CC} = 4.5 V	-4		4		-4		mA
			T _A = 70°C	12		12		12		mA
^J OL	Output Low Current	V _{OL} = 0.4 V	T _A = 125°C	8		N/A		8] ""^
VIH	input High Voltage			2.0	6.0	2.0	6.0	2.0	6.0	V
VIL	Input Low Voltage			-2.5	0.8	-2.5	0.8	- 2.5	0.8	V
lix	Input Load Current	V _{SS} ≤ V _I ≤ V _{CC}		- 10	10	-10	10	-10	10	μΑ
loz	Output Leakage Current	GND ≤ V _O ≤ V _{CC} Output Disables	T _A = -55 to+125°C	- 50	50	-50	50	- 50	50	μΑ
CI	Input Capacitance	Test Frequency = 1.0	= 1.0 MHz (Note 4)		5		5		5	pF
CO	Output Capacitance	T _A = 25°C, All pins a			6		6		6] pr
lcc	V _{CC} Operating	Max. V _{CC} CS ≤ V _{IL}	T _A = 0 to 70°C		180		125		160	mA
,00	Supply Current	Output Open	T _A = -55 to 125°C		180		N/A	Am2147-70 x. Min. Max. -4 12 8 0 2.0 6.0 8 -2.5 0.8 0 -10 10 0 -50 50 5 6 5 160 A 180 5 20	1	
	Automatic CS Power		T _A = 0 to 70°C		30		15		20	mA
l _{SB}	Down Current	V _{IH}) (Note 3)	$T_A = -55 \text{ to } + 125^{\circ}\text{C}$		30		N/A		30] "/

Notes: 1. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified IOL/IOH and 30 pF load capacitance. Output timing reference is 1.5 V.

2. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be low to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the

rising edge of the signal that terminates the write.

3. A pull-up resistor to VCC on the CS input is required to keep the device deselected during VCC power up. Otherwise IsB will exceed values given.

These parameters are not 100% tested, but guaranteed by characterization.

5. Chip deselected greater than 55 ns prior to selection.

Chip deselected less than 55 ns prior to selection.

Transition is measured at 1.5 V on the input to VOH - 500 mV and VOL + 500 mV on the outputs using the load shown in Figure B under Switching Test Circuit. WE is HIGH for read cycle.

9. Device is continuously selected, $\overline{CS} = V_{IL}$.

10. Address valid prior to or coincident with \overline{CS} transition LOW.


www.DataSheet4U.com

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Note 1) (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise


Paramete		Parameter		Am2147-35		Am2147-45 Am21L47-45		Am2147-55 Am21L47-55		Am2147-70 Am21L47-70		
No.				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
	EAD CICLE			-	1		,		·			
1	^t RC	Address Valid to Address Di Time (Read Cycle Time)		35		45		55		70		ns
2	^t AA	Address Valid to Data Out \ (Address Access Time)	/alid Delay		35		45		55		70	ns
3	[†] ACS1	Chip Select LOW to Data	(Note 5)	—	35		45		55		70	
4	tACS2	Out Valid	(Note 6)	-	35		45		65		80	ns
5	tLZ	Chip Select LOW to Data O (Notes 4 & 7)	ut On	5		5		5		5		ns
6	^t HZ	Chip Select HIGH to Data C (Notes 4 & 7)	0	30	0	30	0	30	0	40	ns	
7	^t OH	Output hold after address change		5		5	<u> </u>	5	<u> </u>	5		ns
8	tpD	Chip Select HIGH Power Down Delay (Note 4)			20		20		20		30	ns
9	tpu	Chip Select LOW to Power Up Delay (Note 4)		0		0		0		0		ns
W	RITE CYCLI			<u> </u>	<u> </u>		ł	(l	<u> </u>	I	
10	twc	Address Valid to Address Do	Not Care	35		45		55		70		ns
11	t _{WP}	Write Enable LOW to Write (Note 2)	Enable High	20		25		25		40		ns
12	twa	Write Enable HIGH to Addre	ISS	0	<u> </u>	0		10		15		ns
13	twz	Write Enable LOW to Output in Hi Z (Notes 4 & 7)		0	20	0	25	0	25	0	35	ns
14	t _{DW}	Data In Valid to Write Enable HIGH		20		25		25		30		лs
15	t _{DH}	Data Hold Time		10		10		10		10		ns
16	tas	Address Valid to Write Enable LOW		0		0		0		0		ns
17	tcw	Chip Select LOW to Write E (Note 2)	nable HIGH	35		45		45		55		ns
18	tow	Write Enable HIGH to Output (Notes 4 & 7)	it in Low Z	0		0		0	7	0		ns
19	t _{AW}	Address Valid to End of Wri	te	35		45		45		55		ns

Notes: See notes following DC Characteristics table.

SWITCHING TEST CIRCUITS



A. Output Load




B. Output Load for t_{HZ} , t_{LZ} , t_{OW} , t_{WZ}


SWITCHING WAVEFORMS

www.DataSheet4U.com

KEY TO SWITCHING WAVEFORMS




Read Cycle No. 1 (Notes 8, 9)




Read Cycle No. 2 (Notes 8, 10)

Notes: See notes following DC Characteristics table.

SWITCHING WAVEFORMS (Cont'd.)



Write Cycle No. 1 (WE Controlled)



Write Cycle No. 2 (CS Controlled)

Note: If $\overline{\text{CS}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ high, the output remains in a high impedance state.

TYPICAL PERFORMANCE CURVES

