



DATA SHEET

MOS INTEGRATED CIRCUIT

μ PD70320, 70320(A)

V25TM
16/8-BIT SINGLE-CHIP MICROCONTROLLER

The μ PD70320(A) is the product to which more strict quality assurance program than the program with the μ PD70320 (Standard) is applied. (This is called the "Special" in the quality grade at NEC).

The μ PD70320 (V25) is a single-chip microcontroller on which 16-bit CPU, RAM, serial interface, timer, DMA controller, interrupt controller, etc. are all integrated. The μ PD70320 is compatible with the 8/16-bit microprocessor μ PD70108/70116 (V20TM/V30TM) on the software level.

The details of the functions are described in the following User's Manuals. Be sure to read it before starting design.

- V25, V35TM User's Manual — Hardware: IEM-1220
- V25, V35 Family User's Manual — Instructions: IEU-847 (Japanese Document No.)

FEATURES

- Internal 16-bit architecture and external 8-bit data bus
- Compatible with μ PD70108/70116 (in Native Mode) on software level (some instructions added)
- Minimum instruction cycle: 400 ns/5 MHz (μ PD70320)
250 ns/8 MHz (μ PD70320-8)
- On-chip RAM: 256 words × 8 bits
- Input port (port T) with comparator: 8 bits
- I/O lines (input port: 4 bits, input/output port: 20 bits)
- Serial interface (internal dedicated Baud rate generator): 2 channels
Asynchronous Mode and I/O Interface Mode
- Interrupt controller
 - Programmable priority (8 levels)
 - Vectored interrupt function
 - Register bank switching function
 - Macro service function
- DRAM and pseudo SRAM refreshing functions
- DMA controller: 2 channels
- 16-bit timer : 2 channels
- Time base counter
- On-chip clock generator
- Programmable wait function
- Standby function (STOP/HALT)

The information in this document is subject to change without notice.

★ **ORDERING INFORMATION**

Part Number	Package	Max. Operating Frequency (MHz)	Quality Grade
μPD70320L	84-pin plastic QFJ (1150 × 1150 mils)	5	Standard
μPD70320L-8	84-pin plastic QFJ (1150 × 1150 mils)	8	Standard
μPD70320GJ-5BG	94-pin plastic QFP (20 × 20 mm)	5	Standard
μPD70320GJ-8-5BG	94-pin plastic QFP (20 × 20 mm)	8	Standard
μPD70320GJ(A)-5BG	94-pin plastic QFP (20 × 20 mm)	5	Special
μPD70320GJ(A)-8-5BG	94-pin plastic QFP (20 × 20 mm)	8	Special


Remark The plastic QFJ is a new name of the PLCC.

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

PIN CONFIGURATION (Top View)

★


84-Pin Plastic QFJ (1150 × 1150 mils)



IC: Internally Connected


- Cautions 1. Connect IC pin individually to V_{DD} via a resistor (3 to 10 kΩ).
 2. Connect EA pin individually to GND via a resistor (3 to 10 kΩ)

94-Pin Plastic QFP (20 × 20 mm)



- Cautions**
1. Connect IC pin individually to V_{DD} via a resistor (3 to 10 kΩ).
 2. Connect EA pin individually to GND via a resistor (3 to 10 kΩ).

INTERNAL BLOCK DIAGRAM



■ 6427525 0062859 521 ■

CONTENTS

1. PIN FUNCTIONS	7
1.1 Port Pins	7
1.2 Non-port Pins	8
2. INSTRUCTION SETS	9
2.1 Instructions Added to μPD70108/70116	9
2.2 Instruction Set Operation.....	11
2.3 Instruction Set Table	15
3. ELECTRICAL SPECIFICATIONS	47
4. CHARACTERISTIC CURVES	66
5. PACKAGE DRAWINGS	69
6. RECOMMENDED SOLDERING CONDITIONS	71

1. PIN FUNCTIONS

1.1 Port Pins

Pin Name	Input/Output	Port Function	Control Function	
P00 to P06	Input & output	8-bit input/output ports, each to be specified bit-by-bit	—	
P07/CLKOUT	Input & output/output		System clock output	
P10/NMI	Input	Used as non-maskable interrupt request input (input port)	—	
P11/INTP0		Used as both external interrupt request input and input port	—	
P12/INTP1			INT acknowledge signal output	
P13/INTP2/INTAK	Input/input/output			
P14/POLL/INT	Input & output/input/input	Used as both specifiable input/output port and POLL input	External interrupt request input	
P15/TOUT	Input & output/output	Input/output port specifiable bit-by-bit	Timer output	
P16/SCK0			Serial clock output	
P17/READY			READY input	
P20/DMARQ0	Input & output/input	8-bit input/output port specifiable bit-by-bit	DMA request input (CH0)	
P21/DMAAK0	Input & output/output		DMA acknowledge output (CH0)	
P22/TC0			DMA end output (CH0)	
P23/DMARQ1	Input & output/input		DMA request input (CH1)	
P24/DMAAK1	Input & output/output		DMA acknowledge output (CH1)	
P25/TC1			DMA end output (CH1)	
P26/HLDACK	Input & output/output		HOLD acknowledge output	
P27/HLDREQ	Input & output/input		HOLD input	
PT0 to PT7	Input	8-bit input port with comparator	—	

Remark All port pins become input ports after RESET returns high.

When using P13/INTP2/INTAK as a INTAK pin, be sure to pull up the pin to avoid a malfunction of external-interrupt controller after RESET returns high.

1.2 Non-port Pins

Pin Name	Input/Output	Function
TxD0	Output	Serial data output
TxD1		
RxD0	Input	Serial data input
RxD1		
CTS0	Input & output	CTS input in asynchronous mode, receive clock input/output in I/O interface mode
CTS1	Input	CTS input
REFRQ	Output	DRAM refresh pulse output
V _{TH}	Input	Comparator reference voltage input
RESET		RESET signal input
EA		External memory access (connect to GND via a resistor (3 to 10 k Ω))
X1	Input	Used to connect crystal resonator/ceramic resonator for oscillating system clock.
X2		External clock is entered by entering reverse phase clock to both X1 and X2 pins.
D0 to D7	Input & output	8-bit data bus
A0 to A19	Output	20-bit address output
MREQ		Output used to indicate that memory bus cycle has been started
MSTB		Memory read/memory write strobe output
R/W		Read cycle/write cycle ID signal output
IOSTB		I/O read/I/O write strobe output
V _{DD}		Positive power supply pins. (All pins should be connected.)
GND		GND pins. (All pins should be connected.)
IC		Internally connected. (Connect individually to V _{DD} via a resistor (3 to 10 k Ω))

2. INSTRUCTION SETS

The μ PD70320 instruction sets are upward-compatible with those of μ PD70108/70116 in native mode.

2.1 Instructions Added to μ PD70108/70116

The following instructions are newly added to the μ PD70108/70116

(1) Conditional branch instruction

- BTCLR Bit test instruction used for special function registers

If, when this BTCLR is executed, the target special function register bit status is "1", the bit is reset (0) and the program is branched to short-label described in the operand. If the target bit status is "0", the program is moved to the next instruction. PSW is not changed in this instruction.

(Descriptive format)

Mnemonic	Operand		
	Special Function Register Address	Special Function Register Bit	Branch Address
BTCLR	sfr	imm3	short-label

(2) Interrupt instructions

- RETRBI Return instruction used for register banks

This instruction is used to return the program from the interrupt service routine in which the register bank switching function is used. It cannot be used for returning from vectored interrupt servicing.

(Descriptive format)

Mnemonic	Operand
RETRBI	None

- FINT This instruction is used to report the interrupt controller that interrupt servicing has ended. If an interrupt other than NMI, INT, and software interrupt is used, this instruction must be executed prior to the instruction for returning from interrupt servicing. It should not be used for NMI, INT and software interrupts.

(Descriptive format)

Mnemonic	Operand
FINT	None

(3) CPU instruction

- STOP Instruction for transition to STOP state

(Descriptive format)

Mnemonic	Operand
STOP	None

(4) Register bank switch instructions

- BRKCS Used to switch register banks

A register bank is switched to the register bank indicated by the lower 3 bits in the 16-bit register described in the operand. The program is also branched with this instruction to the address obtained from the PS stored in advance in the new register bank and the vector PC.

The RETRBI instruction is used to return the program from the new register bank.

(Descriptive format)

Mnemonic	Operand
BRKCS	reg16

- TSKSW Used to switch register banks

Just like the BRKCS instruction, this instruction is also executed to select a register bank. The program is branched to the address obtained from the PS stored in advance in the new register bank and the address obtained from the PC save area.

(Descriptive format)

Mnemonic	Operand
TSKSW	reg16

(5) Data transfer instructions

- MOVSPA ... Used to transfer SS and SP values

This instruction is executed to transfer both SS and SP values before the register bank is switched to SS and SP of the current (post-switching) register bank.

(Descriptive format)

Mnemonic	Operand
MOVSPA	None

- MOVSPB ... Used to transfer SS and SP values

This instruction is executed to transfer the SS and SP values of the current (pre-switching) bank register to the SS and SP of the new register bank indicated by the lower 3 bits in the 16-bit register described in the operand.

(Descriptive format)

Mnemonic	Operand
MOVSPB	reg16

Some μ PD70108/70116 instructions should be much cared as shown below when used for the μ PD70320.

- I/O instruction (primitive I/O instruction)

If PSW IBRK flag is reset (0), an interrupt is generated without executing this instruction. Be sure to set the IBRK flag (1) when using the I/O instruction.

- FPO instruction

An interrupt is generated without executing this instruction.

2.2 Instruction Set Operation

Table 2-1. Operand Identifier

Identifier	Description
reg	8-/16-bit general register
reg8	8-bit general register
reg16	16-bit general register
dmem	8-/16-bit memory location
mem	8-/16-bit memory location
mem8	8-bit memory location
mem16	16-bit memory location
mem32	32-bit memory location
sfr	8-bit special function register location
imm	Constant within 0 to FFFFH
imm3	Constant within 0 to 7
imm4	Constant within 0 to FH
imm8	Constant within 0 to FFH
imm16	Constant within 0 to FFFFH
acc	Register AW or AL
sreg	Segment register
src-table	256-byte conversion table name
src-block	Register IX-addressed block name
dst-block	Register IY-addressed block name
near-proc	Procedure in the current program segment
far-proc	Procedure in another program segment
near-label	Label in the current program segment
short-label	Label within end of instruction to -128 to +127 bytes
far-label	Label in another program segment
memptr16	Word including location offset in the current program segment to which control is to be passed
memptr32	Double-word including location offset in another program segment to which control is to be passed and segment base address
regptr16	16-bit general register including location offset in another program segment to which control is to be passed
pop-value	Number of bytes to be abandoned from stack (0 to 64K, normally even number)
fp-op	Immediate value to judge instruction code of external floating point operation chip
R	Register set

Table 2-2. Operation Code Identifier

Identifier	Description
W	Byte/word specification bit (0: byte, 1: word). However, when s = 1, the sign extended byte data should be 16-bit operand even when W is 1.
reg	Register field (000 to 111)
mem	Memory field (000 to 111)
mod	Mode field (00 to 10)
s	Sign extension specification bit (0: Sign is not extended, 1: Sign is extended)
X, XXX, YYY, ZZZ	Data used to judge instruction code of external floating-point operation chip

Table 2-3. Operation Identifier (1/2)

Identifier	Description
AW	Accumulator (16 bits)
AH	Accumulator (upper byte)
AL	Accumulator (lower byte)
BW	Register BW (16 bits)
CW	Register CW (16 bits)
CL	Register CW (lower byte)
DW	Register DW (16 bits)
SP	Stack pointer (16 bits)
PC	Program counter (16 bits)
PSW	Program status word (16 bits)
IX	Index register (source) (16 bits)
IY	Index register (destination) (16 bits)
PS	Program segment register (16 bits)
DS1	Data segment 1 register (16 bits)
DS0	Data segment 0 register (16 bits)
SS	Stack segment register (16 bits)
AC	Auxiliary carry flag
CY	Carry flag
P	Parity flag
S	Sign flag
Z	Zero flag
DIR	Direction flag
IE	Interrupt enable flag
V	Overflow flag
BRK	Break flag
MD	Mode flag
(...)	Contents in memory shown in ()
disp	Displacement (8/16 bits)
ext-disp8	16 bits obtained by extending sign of 8-bit displacement

Table 2-3. Operation Identifier (2/2)

Identifier	Description
temp	Temporary register (8/16/32 bits)
tmpcy	Temporary carry flag (1 bit)
seg	Immediate segment data (16 bits)
offset	Immediate offset data (16 bits)
\leftarrow	Transfer direction
+	Addition
-	Subtraction
\times	Multiplication
\div	Division
$\%$	Modulo
\wedge	AND
\vee	OR
\oplus	Exclusive OR
xxH	2-digit hexadecimal number
$xxxxH$	4-digit hexadecimal number

Table 2-4. Flag Operation Identifier

Identifier	Description
(Blank)	No change
0	Cleared to 0
1	Set to 1
X	Set or cleared according to the result
U	Not defined
R	The previously saved value is restored.

Table 2-5. 8/16-Bit General Register Selection

reg	W = 0	W = 1
000	AL	AW
001	CL	CW
010	DL	DW
011	BL	BW
100	AH	SP
101	CH	BP
110	DH	IX
111	BH	IY

Table 2-6. Segment Register Selection

sreg	
00	DS1
01	PS
10	SS
11	DS0

The number of clocks, for memory operand, differs among addressing modes. So, use the following values for "EA" items shown in Table 2-8 Number of Clocks.

Table 2-7. Number of Clocks for Each Memory Addressing

mod mem \	00	Clocks	01	Clocks	10	Clocks
000	BW + IX	3	BW + IX + disp8	3	BW + IX + disp16	4
001	BW + IY	3	BW + IY + disp8	3	BW + IY + disp16	4
010	BP + IX	3	BP + IX + disp8	3	BP + IX + disp16	4
011	BP + IY	3	BP + IY + disp8	3	BP + IY + disp16	4
100	IX	3	IX + disp8	3	IX + disp16	4
101	IY	3	IY + disp8	3	IY + disp16	4
110	Direct address	3	BP + disp8	3	BP + disp16	4
111	BW	3	BW + disp8	3	BW + disp16	4

"T" indicates the number of wait states. Use any number of waits starting at "0" (no wait).

The instruction fetch cycle is not counted as the number of clocks.

There are some branch instructions for which such description as the example below is provided.

The description indicates as follows:

Example 15/8 ... 15: the number of clock cycles when branched

8: the number of clock cycles when not branched

2.3 Instruction Set Table

Group	Mnemonic	Operand	Operation Code	Bytes	Operation	Flags					
						AC	CY	V	P	S	Z
Data transfer	MOV	reg,reg	1 0 0 0 1 0 1 W	1 1 reg reg	2	reg \leftarrow reg					
	mem,reg	1 0 0 0 1 0 0 W	mod reg mem	2-4	(mem) \leftarrow reg						
	reg,mem	1 0 0 0 1 0 1 W	mod reg mem	2-4	reg \leftarrow (mem)						
	mem,imm	1 1 0 0 0 1 1 W	mod 0 0 mem	3-6	(mem) \leftarrow imm						
	reg,imm	1 0 1 1 W reg		2-3	reg \leftarrow imm						
	acc,mem	1 0 1 0 0 0 0 W		3	When W = 0, AL \leftarrow (dmem) When W = 1, AH \leftarrow (dmem + 1), AL \leftarrow (dmem)						
	dmem,acc	1 0 1 0 0 0 1 W		3	When W = 0, (dmem) \leftarrow AL When W = 1, (dmem + 1) \leftarrow AH, (dmem) \leftarrow AL						
	sreg,reg16	1 0 0 0 1 1 1 0	1 1 0 sreg reg	2	sreg \leftarrow reg16						
	sreg,mem16	1 0 0 0 1 1 1 0	mod 0 sreg mem	2-4	sreg \leftarrow (mem16)						
	reg16,sreg	1 0 0 0 1 1 0 0	1 1 0 sreg reg	2	reg16 \leftarrow sreg						
Memory	mem16,sreg	1 0 0 0 1 1 0 0	mod 0 sreg mem	2-4	(mem16) \leftarrow sreg						
	DS0,reg16, mem32	1 1 0 0 0 1 0 1	mod reg mem	2-4	reg16 \leftarrow (mem32) DS0 \leftarrow (mem32 + 2)						
	DS1,reg16, mem32	1 1 0 0 0 1 0 0	mod reg mem	2-4	reg16 \leftarrow (mem32) DS1 \leftarrow (mem32+2)						
	AH,PSW	1 0 0 1 1 1 1		1	AH \leftarrow S, Z, F1, AC, F0, P, \overline{BRK} , CY						
	PSW,AH	1 0 0 1 1 1 0		1	S, Z, F1, AC, F0, P, \overline{BRK} , CY \leftarrow AH						
	reg16,mem16	1 0 0 0 1 1 0 1	mod reg mem	2-4	reg16 \leftarrow mem16						
	LDEA				AL \leftarrow (BW + AL)						
	TRANS	src-table	1 1 0 1 0 1 1 1		1						
	XCH	reg,reg	1 0 0 0 0 1 1 W	1 1 reg reg	2	reg \leftrightarrow reg					
	mem,reg reg,mem	1 0 0 0 0 1 1 W	mod reg mem	2-4	(mem) \leftrightarrow reg						
Control	AW/reg16 reg16,AW	1 0 0 1 0 reg		1	AW \leftrightarrow reg16						
	MOVSPA***	0 0 0 0 1 1 1 1	0 0 1 0 0 1 0 1	2	New register bank SS and SP \leftarrow old register bank SS and SP						
	MOVSPB*** reg16	0 0 0 0 1 1 1 1	1 0 0 1 0 1 0 1	3	SS and SP of reg16-indicated new register bank \leftarrow SS and SP old register bank						









Note These instructions are newly added to the μ PD70108/70116.

Group	Mnemonic	Operand	Operation Code								Operation								Flags						
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	AC	CY	V	P	S	Z	
Repeat prefix	REP _C		0	1	1	0	0	1	0	1															
	REPNC		0	1	1	0	0	1	0	0															
	REP		1	1	1	1	0	0	1	1															
	REPE																								
	REPZ																								
	REPNE		1	1	1	1	0	0	1	0															
	REPNZ																								
Primitive block transfer	MOVBK	dst-block, src-block	1	0	1	0	0	1	0	W									When W = 0: (IY) \leftarrow (IX) DIR = 0: IX \leftarrow IX + 1, IY \leftarrow IY + 1 DIR = 1: IX \leftarrow IX - 1, IY \leftarrow IY - 1						
																		When W = 1, (IY + 1, IY) \leftarrow (IX + 1, IX) DIR = 0: IX \leftarrow IX + 2, IY \leftarrow IY + 2 DIR = 1: IX \leftarrow IX - 2, IY \leftarrow IY - 2							
	CMPBK	src-block, dst-block	1	0	1	0	0	1	1	W								When W = 0, (IX) \leftarrow (IY) DIR = 0: IX \leftarrow IX + 1, IY \leftarrow IY + 1 DIR = 1: IX \leftarrow IX - 1, IY \leftarrow IY - 1							
																	When W = 1, (IX + 1, IX) \leftarrow (IY + 1, IY) DIR = 0: IX \leftarrow IX + 2, IY \leftarrow IY + 2 DIR = 1: IX \leftarrow IX - 2, IY \leftarrow IY - 2								
	CMPFM	dst-block	1	0	1	0	1	1	1	W								When W = 0, AL \leftarrow (IY) DIR = 0: IY \leftarrow IY + 1; DIR = 1: IY \leftarrow IY - 1 When W = 1, AW \leftarrow (IY + 1, IY) DIR = 0: IY \leftarrow IY + 2; DIR = 1: IY \leftarrow IY - 2							
	LDM	src-block	1	0	1	0	1	1	0	W								When W = 0, AL \leftarrow (IX) DIR = 0: IX \leftarrow IX + 1; DIR = 1: IX \leftarrow IX - 1 When W = 1, AW \leftarrow (IX + 1, IX) DIR = 0: IX + 2; DIR = 1: IX \leftarrow IX - 2							
	STM	dst-block	1	0	1	0	1	0	1	W								When W = 0, (IY) \leftarrow AL DIR = 0: IY \leftarrow IY + 1; DIR = 1: IY \leftarrow IY - 1 When W = 1, (IY + 1, IY) \leftarrow AW DIR = 0: IY \leftarrow IY + 2; DIR = 1: IY \leftarrow IY - 2							

Group	Mnemonic	Operand	Operation Code								Flags				
			Bytes				Operation				AC	CY	V	P	S
Bit field operation	INS	reg8,reg8	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	0 0 0 1 1 1 1	0 0 1 1 0 0 0 1	3	16-bit field \leftarrow AW							
		1 1 reg reg													
		reg8,imm4	0 0 0 0 1 1 1 1	0 0 1 1 1 0 0 1	4	16-bit field \leftarrow AW									
			1 1 0 0 reg												
	EXT	reg8,reg8	0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	3	AW \leftarrow 16-bit field									
		1 1 reg reg													
I/O		reg8,imm4	0 0 0 0 1 1 1 1	0 0 1 1 1 0 1 1	4	AW \leftarrow 16-bit field									
			1 1 0 0 reg												
	IN	acc,imm8	1 1 1 0 0 1 0 W				When W = 0: AL \leftarrow (imm8)								
		acc,DW	1 1 1 0 1 1 0 W				When W = 1, AH \leftarrow (imm8 + 1), AL \leftarrow (imm8)	2							
		imm8,acc	1 1 1 0 0 1 1 W				When W = 0: AL \leftarrow (DW)	1	When W = 0, AL \leftarrow (DW)						
OUT		DW,acc	1 1 1 0 1 1 1 W				When W = 1, AH \leftarrow (DW + 1), AL \leftarrow (DW)	1	When W = 1, AH \leftarrow (DW + 1)						
		dst-block,DW	0 1 1 0 1 1 0 W				When W = 0, (imm8) \leftarrow AL	2	When W = 0, (imm8) \leftarrow AL						
							When W = 1, (imm8 + 1) \leftarrow AH, (imm8) \leftarrow AL	1	When W = 0, (DW) \leftarrow AL						
		OUTM	DW,src-block	0 1 1 0 1 1 1 W			When W = 0, (DW + 1) \leftarrow AH, (DW) \leftarrow AL	1	When W = 1, (DW + 1) \leftarrow AH, (DW) \leftarrow AL						
							When W = 0, (DW) \leftarrow AL	1	When W = 0, (DW) \leftarrow AL						
							When W = 0: IY \leftarrow IY + 1; DIR = 1; IY \leftarrow IY - 1	1	When W = 0: IY \leftarrow IY + 1; DIR = 1; IY \leftarrow IY - 1						
Primitive I/O							When W = 1, (IY + 1, IY) \leftarrow (DW + 1, DW)								
							DIR = 0: IY \leftarrow IY + 2; DIR = 1: IY \leftarrow IY - 2								
							When W = 0: IX \leftarrow IX + 1; DIR = 1: IX \leftarrow IX - 1	1	When W = 0: IX \leftarrow IX + 1; DIR = 1: IX \leftarrow IX - 1						
							When W = 1, (DW + 1, DW) \leftarrow (IX + 1, IX)								
							DIR = 0: IX \leftarrow IX + 2; DIR = 1: IX \leftarrow IX - 2								
							When W = 1, (DW + 1, DW) \leftarrow (IX + 1, IX)								

Note When $\overline{IBRK} = 0$, a software interrupt is generated automatically and the instruction is not executed.

Group	Mnemonic	Operand	Operation Code								Operation								Flags								
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	AC	CY	V	P	S	Z			
Addition/ subtraction	ADD	reg,reg	0	0	0	0	0	1	W	1	1	reg	reg	2	reg	← reg + reg		x	x	x	x	x	x	x	x		
		mem,reg	0	0	0	0	0	0	W	mod	reg	mem	2 - 4	(mem) ← (mem) + reg		x	x	x	x	x	x	x	x	x			
		reg,mem	0	0	0	0	0	1	W	mod	reg	mem	2 - 4	reg	← reg + (mem)		x	x	x	x	x	x	x	x			
		reg,imm	1	0	0	0	0	s	W	1	1	0	0	reg	3 - 4	reg	← reg + imm		x	x	x	x	x	x	x	x	
		mem,imm	1	0	0	0	0	s	W	mod	0	0	0	mem	3 - 6	(mem) ← (mem) + imm		x	x	x	x	x	x	x	x		
		acc,imm	0	0	0	0	0	1	W						2 - 3	When W = 0, AL ← AL + imm When W = 1, AW ← AW + imm		x	x	x	x	x	x	x	x		
	ADDC	reg,reg	0	0	0	1	0	1	W	1	1	reg	reg	2	reg	← reg + reg + CY		x	x	x	x	x	x	x	x		
		mem,reg	0	0	0	1	0	0	W	mod	reg	mem	2 - 4	(mem) ← (mem) + reg + CY		x	x	x	x	x	x	x	x	x			
		reg,mem	0	0	0	1	0	1	W	mod	reg	mem	2 - 4	reg	← reg + (mem) + CY		x	x	x	x	x	x	x	x	x		
		reg,imm	1	0	0	0	0	s	W	1	1	0	1	0	reg	3 - 4	reg	← reg + imm + CY		x	x	x	x	x	x	x	x
SUB		mem,imm	1	0	0	0	0	s	W	mod	0	1	0	mem	3 - 6	(mem) ← (mem) + imm + CY		x	x	x	x	x	x	x	x		
		acc,imm	0	0	0	1	0	1	W						2 - 3	When W = 0, AL ← AL + imm + CY When W = 1, AW ← AW + imm + CY		x	x	x	x	x	x	x	x		
		reg,reg	0	0	1	0	1	W	1	1	reg	reg	2	reg	← reg - reg		x	x	x	x	x	x	x	x			
		mem,reg	0	0	1	0	1	0	W	mod	reg	mem	2 - 4	(mem) ← (mem) - reg		x	x	x	x	x	x	x	x	x			
		reg,mem	0	0	1	0	1	1	W	mod	reg	mem	2 - 4	reg	← reg - (mem)		x	x	x	x	x	x	x	x	x		
		reg,imm	1	0	0	0	0	s	W	1	1	1	0	1	reg	3 - 4	reg	← reg - imm		x	x	x	x	x	x	x	x
		mem,imm	1	0	0	0	0	s	W	mod	1	0	1	mem	3 - 6	(mem) ← (mem) - imm		x	x	x	x	x	x	x	x	x	
		acc,imm	0	0	1	0	1	0	W						2 - 3	When W = 0, AL ← AL - imm When W = 1, AW ← AW - imm		x	x	x	x	x	x	x	x		
	SUBC	reg,reg	0	0	0	1	1	0	1	W	1	1	reg	reg	2	reg	← reg - reg - CY		x	x	x	x	x	x	x	x	
		mem,reg	0	0	0	1	1	0	W	mod	reg	mem	2 - 4	(mem) ← (mem) - reg - CY		x	x	x	x	x	x	x	x	x			
		reg,mem	0	0	0	1	1	0	1	W	mod	reg	mem	2 - 4	reg	← reg - (mem) - CY		x	x	x	x	x	x	x	x		
		reg,imm	1	0	0	0	0	s	W	1	1	0	1	reg	3 - 4	reg	← reg - imm - CY		x	x	x	x	x	x	x	x	
		mem,imm	1	0	0	0	0	s	W	mod	0	1	1	mem	3 - 6	(mem) ← (mem) - imm - CY		x	x	x	x	x	x	x	x		
		acc,imm	0	0	0	1	1	1	W						2 - 3	When W = 0, AL ← AL - imm - CY When W = 1, AW ← AW - imm - CY		x	x	x	x	x	x	x	x		

Group	Mnemonic	Operand	Operation Code		Bytes	Operation		Flags			
			7	6 5 4 3 2 1 0		7 6 5 4 3 2 1 0	AC	CY	V	P	
BCD Operation	ADD4S		0 0 0 0 1 1 1	0 0 1 0 0 0 0	2	dst BCD string ← dst BCD string + src BCD string	mem	U	x	U	U
	SUB4S		0 0 0 0 1 1 1	0 0 1 0 0 0 1 0	2	dst BCD string ← dst BCD string - src BCD string	mem	U	x	U	U
	CMP4S		0 0 0 0 1 1 1	0 0 1 0 0 1 1 0	2	dst BCD string - src BCD string	mem	U	x	U	U
	ROL4	reg8	0 0 0 0 1 1 1	0 0 1 0 1 0 0 0	3		reg	U	x	U	U
ROR4			1 1 0 0 0	reg			mem				
		mem8	0 0 0 0 1 1 1	0 0 1 0 1 0 0 0	3 - 5		reg				
			mod 0 0 mem				mem				
			0 0 0 0 1 1 1	0 0 1 0 1 0 1 0	3		reg				
Increment/decrement			1 1 0 0 0	reg			mem				
			0 0 0 0 1 1 1	0 0 1 0 1 0 1 0	3 - 5		reg				
			mod 0 0 mem				mem				
	INC	reg8	1 1 1 1 1 1 0	1 1 0 0 0	reg	2	reg8 ← reg8 + 1		x	x	x
DEC		mem	1 1 1 1 1 1 W	mod 0 0 mem	2 - 4	(mem) ← (mem) + 1		x	x	x	x
		reg16	0 1 0 0 0	reg		1	reg16 ← reg16 + 1		x	x	x
		reg8	1 1 1 1 1 1 0	1 1 0 0 1	reg	2	reg8 ← reg8 - 1		x	x	x
		mem	1 1 1 1 1 1 W	mod 0 1 mem	2 - 4	(mem) ← (mem) - 1		x	x	x	x
	reg16	0 1 0 0 1	reg		1	reg16 ← reg16 - 1		x	x	x	x

n: 1/2 of the number of BCD digits

Note The number of BCD digits is given in the CL register. The value can be set within 1 to 254.

6427525 0062873 9T1

Group	Mnemonic	Operand	Operation Code			Bytes	Operation			Flags											
			7	6	5 4 3 2 1 0		7	6	5	4	3	2	1	0	AC	CY	V	P	S	Z	
Multiplication	MULLU	reg8	1 1 1 1 0 1 1 0	1 1 1 0 0	reg	2	AW \leftarrow AL \times reg8 AH = 0: CY \leftarrow 0, V \leftarrow 0 AH \leftarrow 0: CY \leftarrow 1, V \leftarrow 1				U	x	x	U	U	U	U	U	U	U	
		mem8	1 1 1 1 0 1 1 0	mod	1 0 0	mem	2 - 4	AW \leftarrow AL \times (mem8) AH = 0: CY \leftarrow 0, V \leftarrow 0 AH \leftarrow 0: CY \leftarrow 1, V \leftarrow 1				U	x	x	U	U	U	U	U	U	U
	reg16	1 1 1 1 0 1 1 1	1 1 1 0 0	reg		2	DW, AW \leftarrow AW \times reg16 DW = 0: CY \leftarrow 0, V \leftarrow 0 DW = 1: CY \leftarrow 1, V \leftarrow 1				U	x	x	U	U	U	U	U	U	U	
		mem16	1 1 1 1 0 1 1 1	mod	1 0 0	mem	2 - 4	DW, AW \leftarrow AW \times (mem16) DW = 0: CY \leftarrow 0, V \leftarrow 0 DW = 1: CY \leftarrow 1, V \leftarrow 1				U	x	x	U	U	U	U	U	U	U
	MUL	reg8	1 1 1 1 0 1 1 0	1 1 1 0 1	reg	2	AW \leftarrow AL \times reg8 Extension of AH = AL sign: CY \leftarrow 0, V \leftarrow 0 Extension of AH \neq AL sign: CY \leftarrow 1, V \leftarrow 1				U	x	x	U	U	U	U	U	U	U	
		mem8	1 1 1 1 0 1 1 0	mod	1 0 1	mem	2 - 4	AW \leftarrow AL \times (mem8) Extension of AH = AL sign: CY \leftarrow 0, V \leftarrow 0 Extension of AH \neq AL sign: CY \leftarrow 1, V \leftarrow 1				U	x	x	U	U	U	U	U	U	U
	reg16	1 1 1 1 0 1 1 1	1 1 1 0 1	reg		2	DW, AW \leftarrow AW \times reg16 DW = AW sign: CY \leftarrow 0, V \leftarrow 0 DW \neq AW sign: CY \leftarrow 1, V \leftarrow 1				U	x	x	U	U	U	U	U	U	U	
		mem16	1 1 1 1 0 1 1 1	mod	1 0 1	mem	2 - 4	DW, AW \leftarrow AW \times (mem16) DW = AW sign: CY \leftarrow 0, V \leftarrow 0 DW \neq AW sign: CY \leftarrow 1, V \leftarrow 1				U	x	x	U	U	U	U	U	U	U
Division	reg16, imm8	reg16, imm8	0 1 1 0 1 0 1 1	1 1	reg	reg	3	reg16 \leftarrow reg16 \times imm8 Product \leq 16 bits: CY \leftarrow 0, V \leftarrow 0 Product > 16 bits: CY \leftarrow 1, V \leftarrow 1				U	x	x	U	U	U	U	U	U	U
	reg16, mem16, imm8	reg16, mem16, imm8	0 1 1 0 1 0 1 1	mod	reg	mem	3 - 5	reg16 \leftarrow (mem16) \times imm8 Product \leq 16 bits: CY \leftarrow 0, V \leftarrow 0 Product > 16 bits: CY \leftarrow 1, V \leftarrow 1				U	x	x	U	U	U	U	U	U	U
	reg16, (reg16), imm16	reg16, (reg16), imm16	0 1 1 0 1 0 0 1	1 1	reg	reg	4	reg16 \leftarrow reg16 \times imm16 Product \leq 16 bits: CY \leftarrow 0, V \leftarrow 0 Product > 16 bits: CY \leftarrow 1, V \leftarrow 1				U	x	x	U	U	U	U	U	U	U
	reg16, mem16, imm16	reg16, mem16, imm16	0 1 1 0 1 0 0 1	mod	reg	mem	4 - 6	reg16 \leftarrow (mem16) \times imm16 Product \leq 16 bits: CY \leftarrow 0, V \leftarrow 0 Product > 16 bits: CY \leftarrow 1, V \leftarrow 1				U	x	x	U	U	U	U	U	U	U

Note The 2nd operand is ommissible. If omitted, the 1st operand is assumed.

Group	Mnemonic	Operand	Operation Code								Operation								Flags												
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	AC	CY	V	P	S	Z							
Unsigned division	DIVU	reg8	1 1 1 1 0 1 1 0	1	1	1	1	0	reg	2	temp ← AW	When temp + reg8 ≤ FFH	AH ← temp%reg8, AL ← temp + reg8	When temp + reg8 > FFH	(SP - 1, SP - 2) ← PSW, (SP - 3, SP - 4) ← PS	(SP - 5, SP - 6) ← PC, SP ← SP - 6	IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	temp ← AW	When temp + reg16 ≤ FFFFH	DW ← temp%reg16, AW ← temp + (mem16)	When temp + reg16 > FFFFH	(SP - 1, SP - 2) ← PSW, (SP - 3, SP - 4) ← PS	(SP - 5, SP - 6) ← PC, SP ← SP - 6	IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	temp ← DW, AW	When temp + (mem16) ≤ FFFFH	DW ← temp%(mem16), AW ← temp + (mem16)	When temp + (mem16) > FFFFH	(SP - 1, SP - 2) ← PSW, (SP - 3, SP - 4) ← PS	(SP - 5, SP - 6) ← PC, SP ← SP - 6	IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)
	mem8	1 1 1 1 0 1 1 0	mod	1	1	0	mem	2	-4	temp ← AW	When temp + (mem8) ≤ FFH	AH ← temp%(mem8), AL ← temp + (mem8)	When temp + (mem8) > FFH	(SP - 1, SP - 2) ← PSW, (SP - 3, SP - 4) ← PS	(SP - 5, SP - 6) ← PC, SP ← SP - 6	IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	temp ← AW	When temp + (mem8) ≤ FFH	DW ← temp%reg16, AW ← temp + (mem8)	When temp + reg16 > FFFFH	(SP - 1, SP - 2) ← PSW, (SP - 3, SP - 4) ← PS	(SP - 5, SP - 6) ← PC, SP ← SP - 6	IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	temp ← DW, AW	When temp + reg16 ≤ FFFFH	DW ← temp%reg16, AW ← temp + reg16	When temp + reg16 > FFFFH	(SP - 1, SP - 2) ← PSW, (SP - 3, SP - 4) ← PS	(SP - 5, SP - 6) ← PC, SP ← SP - 6	IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	
	reg16	1 1 1 1 0 1 1 1	1 1 1 1 0	reg	2	temp ← DW, AW	When temp + reg16 ≤ FFFFH	DW ← temp%reg16, AW ← temp + (mem16)	When temp + reg16 > FFFFH	(SP - 1, SP - 2) ← PSW, (SP - 3, SP - 4) ← PS	(SP - 5, SP - 6) ← PC, SP ← SP - 6	IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	temp ← DW, AW	When temp + (mem16) ≤ FFFFH	DW ← temp%(mem16), AW ← temp + (mem16)	When temp + (mem16) > FFFFH	(SP - 1, SP - 2) ← PSW, (SP - 3, SP - 4) ← PS	(SP - 5, SP - 6) ← PC, SP ← SP - 6	IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	temp ← DW, AW	When temp + (mem16) ≤ FFFFH	DW ← temp%reg16, AW ← temp + (mem16)	When temp + reg16 > FFFFH	(SP - 1, SP - 2) ← PSW, (SP - 3, SP - 4) ← PS	(SP - 5, SP - 6) ← PC, SP ← SP - 6	IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)					
	mem16	1 1 1 1 0 1 1 1	mod	1	1	0	mem	2	-4	temp ← DW, AW	When temp + (mem16) ≤ FFFFH	DW ← temp%reg16, AW ← temp + (mem16)	When temp + reg16 > FFFFH	(SP - 1, SP - 2) ← PSW, (SP - 3, SP - 4) ← PS	(SP - 5, SP - 6) ← PC, SP ← SP - 6	IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	temp ← DW, AW	When temp + (mem16) ≤ FFFFH	DW ← temp%reg16, AW ← temp + reg16	When temp + reg16 > FFFFH	(SP - 1, SP - 2) ← PSW, (SP - 3, SP - 4) ← PS	(SP - 5, SP - 6) ← PC, SP ← SP - 6	IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	temp ← DW, AW	When temp + (mem16) ≤ FFFFH	DW ← temp%reg16, AW ← temp + (mem16)	When temp + (mem16) > FFFFH	(SP - 1, SP - 2) ← PSW, (SP - 3, SP - 4) ← PS	(SP - 5, SP - 6) ← PC, SP ← SP - 6	IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	

Group	Mnemonic	Operand	Operation Code								Operation				Flags																									
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	AC	CY	V	P	S	Z																
Signed division	DIV	reg8	1	1	1	1	0	1	1	0	1	1	1	1	1	reg	2	temp \leftarrow AW When temp + reg8 > 0 and temp + reg8 \leq 7FH or temp + reg8 < 0 and temp + reg8 $>$ 0 - 7FH - 1 AH \leftarrow temp%reg8, AL \leftarrow temp + reg8 When temp + reg8 > 0 and temp + reg8 $>$ 7FH or temp + reg8 > 0 and temp + reg8 $<$ 0 - 7FH - 1 temp + reg8 \leftarrow PSW, (SP - 3, SP - 4) \leftarrow PS (SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6 IE \leftarrow 0, BRK \leftarrow 0, PS \leftarrow (3, 2), PC \leftarrow (1, 0)	temp \leftarrow AW When temp + (mem8) > 0 and temp + (mem8) \leq 7FH or temp + (mem8) < 0 and temp + (mem8) $>$ 0 - 7FH - 1 AH \leftarrow temp%(mem8), AL \leftarrow temp + (mem8) When temp + (mem8) > 0 and temp + (mem8) $>$ 7FH or temp + (mem8) > 0 and temp + (mem8) $<$ 0 - 7FH - 1 (SP - 1, SP - 2) \leftarrow PSW, (SP - 3, SP - 4) \leftarrow PS (SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6 IE \leftarrow 0, BRK \leftarrow 0, PS \leftarrow (3, 2), PC \leftarrow (1, 0)	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
			mem8	1	1	1	1	0	1	1	0	mod	1	1	1	mem	2 - 4	temp \leftarrow AW When temp + (mem8) > 0 and temp + (mem8) \leq 7FH or temp + (mem8) < 0 and temp + (mem8) $>$ 0 - 7FH - 1 DW \leftarrow temp%(mem8), AW \leftarrow temp + (mem8) When temp + (mem8) > 0 and temp + (mem8) $>$ 7FH or temp + (mem8) > 0 and temp + (mem8) $<$ 0 - 7FH - 1 (SP - 1, SP - 2) \leftarrow PSW, (SP - 3, SP - 4) \leftarrow PS (SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6 IE \leftarrow 0, BRK \leftarrow 0, PS \leftarrow (3, 2), PC \leftarrow (1, 0)	temp \leftarrow DW, AW When temp + reg16 > 0 and temp + reg16 \leq 7FFFH or temp + reg16 < 0 and temp + reg16 $>$ 0 - 7FFFH - 1 DW \leftarrow temp%reg16, AW \leftarrow temp + reg16 When temp + reg16 > 0 and temp + reg16 $>$ 7FFFH or temp + reg16 > 0 and temp + reg16 $<$ 0 - 7FFFH - 1 (SP - 1, SP - 2) \leftarrow PSW, (SP - 3, SP - 4) \leftarrow PS (SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6 IE \leftarrow 0, BRK \leftarrow 0, PS \leftarrow (3, 2), PC \leftarrow (1, 0)	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
			reg16	1	1	1	1	0	1	1	1	1	reg	2	temp \leftarrow DW, AW When temp + reg16 > 0 and temp + reg16 \leq 7FFFH or temp + reg16 < 0 and temp + reg16 $>$ 0 - 7FFFH - 1 DW \leftarrow temp%reg16, AW \leftarrow temp + reg16 When temp + reg16 > 0 and temp + reg16 $>$ 7FFFH or temp + reg16 > 0 and temp + reg16 $<$ 0 - 7FFFH - 1 (SP - 1, SP - 2) \leftarrow PSW, (SP - 3, SP - 4) \leftarrow PS (SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6 IE \leftarrow 0, BRK \leftarrow 0, PS \leftarrow (3, 2), PC \leftarrow (1, 0)	temp \leftarrow DW, AW When temp + (mem16) > 0 and temp + (mem16) \leq 7FFFH or temp + (mem16) < 0 and temp + (mem16) $>$ 0 - 7FFFH - 1 DW \leftarrow temp%(mem16), AW \leftarrow temp + (mem16) When temp + (mem16) > 0 and temp + (mem16) $>$ 7FFFH or temp + (mem16) > 0 and temp + (mem16) $<$ 0 - 7FFFH - 1 (SP - 1, SP - 2) \leftarrow PSW, (SP - 3, SP - 4) \leftarrow PS (SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6 IE \leftarrow 0, BRK \leftarrow 0, PS \leftarrow (3, 2), PC \leftarrow (1, 0)	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U			
			mem16	1	1	1	1	0	1	1	1	mod	1	1	1	mem	2 - 4	temp \leftarrow DW, AW When temp + (mem16) > 0 and temp + (mem16) \leq 7FFFH or temp + (mem16) < 0 and temp + (mem16) $>$ 0 - 7FFFH - 1 DW \leftarrow temp%(mem16), AW \leftarrow temp + (mem16) When temp + (mem16) > 0 and temp + (mem16) $>$ 7FFFH or temp + (mem16) > 0 and temp + (mem16) $<$ 0 - 7FFFH - 1 (SP - 1, SP - 2) \leftarrow PSW, (SP - 3, SP - 4) \leftarrow PS (SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6 IE \leftarrow 0, BRK \leftarrow 0, PS \leftarrow (3, 2), PC \leftarrow (1, 0)	temp \leftarrow DW, AW When temp + (mem16) > 0 and temp + (mem16) \leq 7FFFH or temp + (mem16) < 0 and temp + (mem16) $>$ 0 - 7FFFH - 1 DW \leftarrow temp%(mem16), AW \leftarrow temp + (mem16) When temp + (mem16) > 0 and temp + (mem16) $>$ 7FFFH or temp + (mem16) > 0 and temp + (mem16) $<$ 0 - 7FFFH - 1 (SP - 1, SP - 2) \leftarrow PSW, (SP - 3, SP - 4) \leftarrow PS (SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6 IE \leftarrow 0, BRK \leftarrow 0, PS \leftarrow (3, 2), PC \leftarrow (1, 0)	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U

Group	Mnemonic	Operand	Operation Code										Flags						
			Bytes					Operation					AC		CY		V		P
BCD adjust- ment	ADJBA	0 0 1 1 0 1 1 1						1	When $AL \wedge 0FH > 9$ or $AC = 1$, $AL \leftarrow AL + 6$ $AH \leftarrow AH + 1$, $AC \leftarrow AC$, $AL \leftarrow AL \wedge 0FH$				x	x	U	U	U	U	
	ADJ4A	0 0 1 0 0 1 1 1						1	When $AL \wedge 0FH > 9$ or $AC = 1$, $AL \leftarrow AL + 6$, $AC \leftarrow 1$ When $AL > 9FH$ or $CY = 1$, $AL \leftarrow AL + 60H$, $CY \leftarrow 1$				x	x	U	x	x	x	
	ADJBS	0 0 1 1 1 1 1 1						1	When $AL \wedge 0FH > 9$ or $AC = 1$, $AL \leftarrow AL - 6$, $AH \leftarrow AH - 1$, $AC \leftarrow 1$ $CY \leftarrow AC$, $AL \leftarrow AL \wedge 0FH$				x	x	U	U	U	U	
Data conver- sion	ADJ4S	0 0 1 0 1 1 1 1						1	When $AL \wedge 0FH > 9$ or $AC = 1$, $AL \leftarrow AL - 6$, $AC \leftarrow 1$ When $AL > 9FH$ or $CY = 1$, $AL \leftarrow AL - 60H$, $CY \leftarrow 1$				x	x	U	x	x	x	
	CVTBD	1 1 0 1 0 1 0 0	0 0 0 0 1 0 1 0					2	When $AL \wedge 0FH > 9$ or $AC = 1$, $AL \leftarrow AL + 0AH$, $AL \leftarrow AL \% 0AH$				U	U	U	x	x	x	
	CVTDB	1 1 0 1 0 1 0 1	0 0 0 0 1 0 1 0					2	When $AL \wedge 0FH > 9$ or $AC = 1$, $AL \leftarrow AL + 0AH$, $AL \leftarrow AL \% 0AH$				U	U	U	x	x	x	
CVTBW	CVTBW	1 0 0 1 1 0 0 0						1	When $AL < 80H$, $AH \leftarrow 0$. In other cases, $AH \leftarrow FFH$.										
	CVTWL	1 0 0 1 1 0 0 1						1	When $AW < 8000H$, $DW \leftarrow 0$. In other cases, $DW \leftarrow FFFFH$.										
	CMP	reg, reg	0 0 1 1 1 0 1 W	1 1 reg	reg	2		reg - reg					x	x	x	x	x	x	x
	mem, reg	0 0 1 1 1 0 0 W	mod reg mem	2 - 4				(mem) - reg					x	x	x	x	x	x	x
	reg, mem	0 0 1 1 1 0 1 W	mod reg mem	2 - 4									x	x	x	x	x	x	x
	reg, imm	1 0 0 0 0 0 s W	1 1 1 1 1 reg	3 - 4				reg - imm					x	x	x	x	x	x	x
	mem, imm	1 0 0 0 0 0 s W	mod 1 1 1 mem	3 - 6				(mem) - imm					x	x	x	x	x	x	x
	acc, imm	0 0 1 1 1 1 0 W							When $W = 0$, $AL \leftarrow imm$				x	x	x	x	x	x	x
	NOT	reg	1 1 1 1 0 1 1 W	1 1 0 1 0 reg	2			reg - \overline{reg}											
Comple- ment opera- tion	mem	1 1 1 1 0 1 1 W	mod 0 1 0 mem	2 - 4				(mem) - (mem)											
	reg	1 1 1 1 0 1 1 W	1 1 0 1 1 reg	2				reg - $\overline{reg} + 1$					x	x	x	x	x	x	x
	NEG	mem	1 1 1 1 0 1 1 W	mod 0 1 1 mem	2 - 4			(mem) - (mem) + 1					x	x	x	x	x	x	x

■ 6427525 0062877 547 ■

Group	Mnemonic	Operand	Operation Code						Operation				Flags						
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
Logical operation	TEST	reg,reg	1	0	0	0	1	0	W	1	1	reg	reg	2	reg	\wedge	reg	x	
		mem,reg	1	0	0	0	1	0	W	mod	reg	mem	2 - 4	(mem)	\wedge	reg	x	x	
		reg,imm	1	1	1	0	1	1	W	1	1	0	0	0	3 - 4	reg	\wedge	imm	
		mem,imm	1	1	1	1	0	1	W	mod	0	0	mem	3 - 6	(mem)	\wedge	imm	x	
		acc,imm	1	0	1	0	1	0	W				2 - 3	When W = 0, AL \leftarrow imm8 When W = 1, AW \leftarrow imm16	U	0	0	x	
	AND	reg,reg	0	0	1	0	0	0	1	W	1	1	reg	reg	2	reg	\leftarrow	reg	x
		mem,reg	0	0	1	0	0	0	W	mod	reg	mem	2 - 4	(mem) \leftarrow (mem)	\wedge	reg	x	x	
		reg,mem	0	0	1	0	0	0	1	W	mod	reg	mem	2 - 4	reg	\leftarrow	reg	x	
		reg,imm	1	0	0	0	0	0	W	1	1	1	0	0	reg	\leftarrow	reg	imm	
		mem,imm	1	0	0	0	0	0	W	mod	1	0	0	mem	3 - 6	(mem) \leftarrow (mem)	\wedge	imm	
OR	acc,imm	0	0	1	0	0	1	0	W				2 - 3	When W = 0, AL \leftarrow AL \wedge imm8 When W = 1, AW \leftarrow AW \wedge imm16	U	0	0	x	x
	reg,reg	0	0	0	0	1	0	1	W	1	1	reg	reg	2	reg	\leftarrow	reg	x	
		mem,reg	0	0	0	0	1	0	W	mod	reg	mem	2 - 4	(mem) \leftarrow (mem)	\vee	reg	x	x	
		reg,mem	0	0	0	0	1	0	W	mod	reg	mem	2 - 4	reg	\leftarrow	reg	\vee	(mem)	
		reg,imm	1	0	0	0	0	0	W	1	1	0	1	reg	3 - 4	reg	\leftarrow	reg	imm
		mem,imm	1	0	0	0	0	0	W	mod	0	0	1	mem	3 - 6	(mem)	\leftarrow	mem	x
		acc,imm	0	0	0	0	1	1	W				2 - 3	When W = 0, AL \leftarrow AL \vee imm8 When W = 1, AW \leftarrow AW \vee imm16	U	0	0	x	x
	XOR	reg,reg	0	0	1	1	0	0	1	W	1	1	reg	reg	2	reg	\leftarrow	reg	x
		mem,reg	0	0	1	1	0	0	W	mod	reg	mem	2 - 4	(mem)	\leftarrow	(mem)	\vee	reg	
		reg,mem	0	0	1	1	0	0	1	W	mod	reg	mem	2 - 4	reg	\leftarrow	reg	\vee	(mem)

Group	Mnemonic	Operand	Operation Code				Operation				Flags														
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	AC	CY	V	P	S	Z	
Bit manipulation	CLR1	reg8.CL	0	0	0	1	0	0	1	0	0	0	reg	3	reg8 bit No. CL ← 0										
		mem8.CL			0	0	1	0		mod	0	0	mem	3	- 5	(mem8) bit No. CL ← 0									
		reg16(CL)			0	0	1	1	0	0	0	reg	3	reg16 bit No. CL ← 0											
		mem16(CL)			0	0	1	1	mod	0	0	mem	3	- 5	(mem16) bit No. CL ← 0										
		reg8,imm3			1	0	1	0	1	1	0	0	reg	4	reg8 bit No. imm3 ← 0										
		mem8,imm3			1	0	1	0	mod	0	0	mem	4	- 6	(mem8) bit No. imm3 ← 0										
		reg16,imm4			1	0	1	1	1	0	0	reg	4	reg16 bit No. imm4 ← 0											
		mem16,imm4			1	0	1	1	mod	0	0	mem	4	- 6	(mem16) bit No. imm4 ← 0										
		SET1			0	1	0	0	1	1	0	0	reg	3	reg8 bit No. CL ← 1										
					mem8(CL)			0	1	0	0	mod	0	0	mem	3	- 5	(mem8) bit No. CL ← 1							
SET1						reg16(CL)			0	1	0	1	1	0	0	reg	3	reg16 bit No. CL ← 1							
						mem16(CL)			0	1	0	1	mod	0	0	mem	3	- 5	(mem16) bit No. CL ← 1						
						reg8,imm3			1	1	0	0	1	0	0	reg	4	reg8 bit No. imm3 ← 1							
						mem8,imm3			1	1	0	0	mod	0	0	mem	4	- 6	(mem8) bit No. imm3 ← 1						
						reg16,imm4			1	1	0	1	1	1	0	0	reg	4	reg16 bit No. imm4 ← 1						
						mem16,imm4			1	1	0	1	mod	0	0	mem	4	- 6	(mem16) bit No. imm4 ← 1						

2nd byte Note
3rd byte Note
Note 1st byte = 0FH

CLR1	CY	1 1 1 1 1 0 0 0		1	CY ← 0			0															
	DIR	1 1 1 1 1 1 0 0		1	DIR ← 0																		
SET1	CY	1 1 1 1 1 0 0 1		1	CY ← 1			1															
	DIR	1 1 1 1 1 1 0 1		1	DIR ← 1																		

Group	Mnemonic	Operand	Operation Code 7 6 5 4 3 2 1 0	Bytes	Operation	Flags					
						AC	CY	V	P	S	Z
Shift	SHL	reg,1	1 1 0 1 0 0 0 W	1 1 1 0 0 reg	2	CY \leftarrow reg MSB, reg \leftarrow reg \times 2 When reg MSB \neq CY, V \leftarrow 1 When reg MSB = CY, V \leftarrow 0	U	x	x	x	x
		mem,1	1 1 0 1 0 0 0 W	mod 1 0 0 mem	2 - 4	CY \leftarrow (mem) MSB, (mem) \leftarrow (mem) \times 2 When (mem) MSB \neq CY, V \leftarrow 1 When (mem) MSB = CY, V \leftarrow 0	U	x	x	x	x
		reg,CL	1 1 0 1 0 0 1 W	1 1 1 0 0 reg	2	The following operations are repeated while temp \leftarrow CL and temp \neq 0. CY \leftarrow reg MSB, reg \leftarrow reg \times 2 temp \leftarrow temp - 1	U	x	U	x	x
		mem,CL	1 1 0 1 0 0 1 W	mod 1 0 0 mem	2 - 4	The following operations are repeated while temp \leftarrow CL and temp \neq 0. CY \leftarrow (mem) MSB, (mem) \leftarrow (mem) \times 2 temp \leftarrow temp - 1	U	x	U	x	x
		reg,imm8	1 1 0 0 0 0 W	1 1 1 0 0 reg	3	The following operations are repeated while temp \leftarrow imm8 and temp \neq 0. CY \leftarrow reg MSB, reg \leftarrow reg \times 2 temp \leftarrow temp - 1	U	x	U	x	x
		mem,imm8	1 1 0 0 0 0 W	mod 1 0 0 mem	3 - 5	The following operations are repeated while temp \leftarrow imm8 and temp \neq 0. CY \leftarrow (mem) MSB, (mem) \leftarrow (mem) \times 2 temp \leftarrow temp - 1	U	x	U	x	x

Group	Mnemonic	Operand	Operation Code				Operation				Flags																
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	AC	CY	V	P	S	Z			
Shift	SHR	reg,1	1 1 0 1 0 0 W	1	1 1 0 1 0 1	reg	2	CY \leftarrow reg LSB, reg \leftarrow reg + 2 reg MSB \leftarrow bit following reg MSB: V \leftarrow 1 reg MSB = bit following reg MSB: V \leftarrow 0				U	x	x	x	x	x	x	x	U	x	x	x	x			
		mem,1	1 1 0 1 0 0 W	mod	1	0	1	mem	2	4	CY \leftarrow (mem) LSB, (mem) \leftarrow (mem) + 2 (mem) MSB \leftarrow bit following (mem) MSB: V \leftarrow 1 (mem) MSB = bit following (mem) MSB : V \leftarrow 0				U	x	x	x	x	x	x	x	U	x	x	x	x
		reg,CL	1 1 0 1 0 0 1 W	1	1 1 0 1 0 1	reg	2	The following operations are repeated while temp \leftarrow CL and temp \leftarrow 0. CY \leftarrow reg LSB, reg \leftarrow reg + 2 temp \leftarrow temp - 1				U	x	x	x	x	x	x	x	U	x	x	x	x			
		mem,CL	1 1 0 1 0 0 1 W	mod	1	0	1	mem	2	4	The following operations are repeated while temp \leftarrow CL and temp \leftarrow 0. CY \leftarrow (mem) LSB, (mem) \leftarrow (mem) + 2 temp \leftarrow temp - 1				U	x	x	x	x	x	x	x	U	x	x	x	x
		reg,imm8	1 1 0 0 0 0 0 W	1	1 1 0 1 0 1	reg	3	CY \leftarrow (mem) LSB, (mem) \leftarrow (mem) + 2 temp \leftarrow temp - 1				U	x	x	x	x	x	x	x	U	x	x	x	x			
		mem,imm8	1 1 0 0 0 0 0 W	mod	1	0	1	mem	3	5	The following operations are repeated while temp \leftarrow imm8 and temp \leftarrow 0. CY \leftarrow (mem) LSB, reg \leftarrow reg + 2 temp \leftarrow temp - 1				U	x	x	x	x	x	x	x	U	x	x	x	x
		SHRA	reg,1	1 1 0 1 0 0 0 W	1	1 1 1 1 1	reg	2	CY \leftarrow reg LSB, reg \leftarrow reg + 2, V \leftarrow 0 The operand MSB remains the same status.				U	x	0	x	x	x	x	x	U	x	0	x	x		
			mem,1	1 1 0 1 0 0 0 W	mod	1	1 1	mem	2	4	CY \leftarrow (mem) LSB, (mem) \leftarrow (mem) + 2, V \leftarrow 0 The operand MSB remains the same status.				U	x	0	x	x	x	x	x	U	x	0	x	x
			reg,CL	1 1 0 1 0 0 1 W	1	1 1 1 1 1	reg	2	The following operations are repeated while temp \leftarrow CL and temp \leftarrow 0, CY \leftarrow reg LSB, reg \leftarrow reg + 2 temp \leftarrow temp - 1				U	x	x	x	x	x	x	x	U	x	x	x	x		
			mem,CL	1 1 0 1 0 0 1 W	mod	1	1 1	mem	2	4	The following operations are repeated while temp \leftarrow CL and temp \leftarrow 0, CY \leftarrow (mem) LSB, (mem) \leftarrow (mem) + 2 temp \leftarrow temp - 1				U	x	x	x	x	x	x	x	U	x	x	x	x
			reg,imm8	1 1 0 0 0 0 0 W	1	1 1 1 1 1	reg	3	The following operations are repeated while temp \leftarrow imm8 and temp \leftarrow 0, CY \leftarrow reg LSB, reg \leftarrow reg + 2 temp \leftarrow temp - 1				U	x	x	x	x	x	x	x	U	x	x	x	x		
			mem,imm8	1 1 0 0 0 0 0 W	mod	1	1 1	mem	3	5	The following operations are repeated while temp \leftarrow imm8 and temp \leftarrow 0, CY \leftarrow (mem) LSB, (mem) \leftarrow (mem) + 2 temp \leftarrow temp - 1				U	x	x	x	x	x	x	x	U	x	x	x	x

Group	Mnemonic	Operand	Operation Code	Bytes	Operation	Flags					
						AC	CY	V	P	S	Z
Rotate	ROL	reg,1	1 1 0 1 0 0 W	1 1 0 0 0 reg	2 CY ← reg MSB, (mem) ← (mem) × 2 + CY reg MSB ← CY; V ← 1 reg MSB = CY; V ← 0	x	x				
		mem,1	1 1 0 1 0 0 W	mod 0 0 0 mem	2 - 4 CY ← (mem) MSB, (mem) ← (mem) × 2 + CY (mem) MSB ← CY; V ← 1 (mem) MSB = CY; V ← 0	x	x				
		reg,CL	1 1 0 1 0 0 1 W	1 1 0 0 0 reg	2 The following operations are repeated while temp ← CL and temp ↑ 0. CY ← reg MSB, reg ← reg × 2 + CY temp ← temp - 1	x	U				
		mem,CL	1 1 0 1 0 0 1 W	mod 0 0 0 mem	2 - 4 The following operations are repeated while temp ← CL and temp ↑ 0. CY ← (mem) MSB, (mem) ← (mem) × 2 + CY temp ← temp - 1	x	U				
		reg,imm8	1 1 0 0 0 0 W	1 1 0 0 0 reg	3 CY ← reg MSB, reg ← reg × 2 + CY temp ← temp - 1	x	U				
		mem,imm8	1 1 0 0 0 0 W	mod 0 0 0 mem	3 - 5 The following operations are repeated while temp ← imm8 and temp ↑ 0. CY ← (mem) MSB, (mem) ← (mem) × 2 + CY temp ← temp - 1	x	U				
ROR	reg,1	1 1 0 1 0 0 0 W	1 1 0 0 1 reg	2 CY ← reg LSB, reg ← reg + 2 reg MSB ← CY reg MSB 1 bit following reg MSB; V ← 1	x	x					
		mem,1	1 1 0 1 0 0 0 W	mod 0 0 1 mem	2 - 4 reg MSB = bit following reg MSB; V ← 0 CY ← (mem) LSB, (mem) ← (mem) + 2 (mem) MSB ← CY (mem) MSB 1 bit following (mem) MSB; V ← 1	x	x				
		reg,CL	1 1 0 1 0 0 1 W	1 1 0 0 1 reg	2 The following operations are repeated while temp ← CL and temp ↑ 0. CY ← reg LSB, reg ← reg + 2 reg MSB ← CY temp ← temp - 1	x	U				
		mem,CL	1 1 0 1 0 0 1 W	mod 0 0 1 mem	2 - 4 The following operations are repeated while temp ← CL and temp ↑ 0. CY ← (mem) LSB, (mem) ← (mem) + 2 (mem) MSB ← CY temp ← temp - 1	x	U				
		reg,imm8	1 1 0 0 0 0 W	1 1 0 0 1 reg	3 The following operations are repeated while temp ← imm8 and temp ↑ 0. CY ← reg LSB, reg ← reg + 2 reg MSB ← CY temp ← temp - 1	x	U				
		mem,imm8	1 1 0 0 0 0 W	mod 0 0 1 mem	3 - 5 The following operations are repeated while temp ← imm8 and temp ↑ 0. CY ← (mem) LSB, (mem) ← (mem) + 2 (mem) MSB ← CY temp ← temp - 1	x	U				

n: Shift count

★ ★ ★

Group	Mnemonic	Operand	Operation Code	Bytes	Operation	Flags					
						AC	CY	V	P	S	Z
Rotate	ROLC	reg,1	1 1 0 1 0 0 W	1 1 0 1 0 reg	2 tmpcy \leftarrow CY, CY \leftarrow reg MSB reg \leftarrow reg \times 2 + tmpcy reg MSB \leftarrow CY; V \leftarrow 1 reg MSB = CY; V \leftarrow 0		x				
	mem,1	1 1 0 1 0 0 W	mod 0 1 0 mem	2 - 4 (mem) \leftarrow (mem) \times 2 + tmpcy (mem) MSB \leftarrow CY; (mem) MSB = CY; V \leftarrow 0		x	x				
	reg,CL	1 1 0 1 0 0 1 W	1 1 0 1 0 reg	2 tmpcy \leftarrow CY, CY \leftarrow reg MSB reg \leftarrow reg \times 2 + tmpcy temp \leftarrow temp - 1	The following operations are repeated while temp \leftarrow CL and temp \neq 0. tmpcy \leftarrow CY, CY \leftarrow reg MSB reg \leftarrow reg \times 2 + tmpcy temp \leftarrow temp - 1	x	U				
	mem,CL	1 1 0 1 0 0 1 W	mod 0 1 0 mem	2 - 4 (mem) \leftarrow (mem) MSB (mem) \leftarrow (mem) \times 2 + tmpcy temp \leftarrow temp - 1	The following operations are repeated while temp \leftarrow CL and temp \neq 0. tmpcy \leftarrow CY, CY \leftarrow (mem) MSB (mem) \leftarrow (mem) \times 2 + tmpcy temp \leftarrow temp - 1	x	U				
	reg,imm8	1 1 0 0 0 0 W	1 1 0 1 0 reg	3 tmpcy \leftarrow CY, CY \leftarrow reg MSB reg \leftarrow reg \times 2 + tmpcy temp \leftarrow temp - 1	The following operations are repeated while temp \leftarrow imm8 and temp \neq 0. tmpcy \leftarrow CY, CY \leftarrow reg MSB reg \leftarrow reg \times 2 + tmpcy temp \leftarrow temp - 1	x	U				
	mem,imm8	1 1 0 0 0 0 W	mod 0 1 0 mem	3 - 5 (mem) \leftarrow (mem) MSB (mem) \leftarrow (mem) \times 2 + tmpcy temp \leftarrow temp - 1	The following operations are repeated while temp \leftarrow imm8 and temp \neq 0. tmpcy \leftarrow CY, CY \leftarrow (mem) MSB (mem) \leftarrow (mem) \times 2 + tmpcy temp \leftarrow temp - 1	x	U				

Group	Mnemonic	Operand	Operation Code								Flags								
			Bytes				Operation				AC				CY				
																V	P	S	Z
Rotate	RORC	reg,1	1 1 0 1 0 0 W	1 1 0 1 1 reg	2		tmpcy \leftarrow CY, CY \leftarrow reg LSB reg \leftarrow reg + 2 reg MSB \leftarrow tmpcy reg MSB \leftarrow bit following reg MSB: V \leftarrow 1 reg MSB = bit following reg MSB: V \leftarrow 0					x	x						
		mem,1	1 1 0 1 0 0 W	mod 0 1 1 mem	2 - 4		tmpcy \leftarrow CY, CY \leftarrow (mem) LSB (mem) \leftarrow (mem) + 2 (mem) MSB \leftarrow tmpcy (mem) MSB \leftarrow bit following (mem) MSB: V \leftarrow 1 (mem) MSB = bit following (mem) MSB: V \leftarrow 0					x	x						
		reg,CL	1 1 0 1 0 0 1 W	1 1 0 1 1 reg	2	The following operations are repeated while temp \leftarrow CL and temp \leftarrow 0. tmpcy \leftarrow CY, CY \leftarrow reg LSB reg \leftarrow reg + 2 reg MSB \leftarrow tmpcy temp \leftarrow temp - 1					x	U							
		mem,CL	1 1 0 1 0 0 1 W	mod 0 1 1 mem	2 - 4	The following operations are repeated while temp \leftarrow CL and temp \leftarrow 0. tmpcy \leftarrow CY, CY \leftarrow (mem) LSB (mem) \leftarrow (mem) + 2 (mem) MSB \leftarrow tmpcy temp \leftarrow temp - 1					x	U							
		reg,imm8	1 1 0 0 0 0 0 W	1 1 0 1 1 reg	3	The following operations are repeated while temp \leftarrow imm8 and temp \leftarrow 0. tmpcy \leftarrow CY, CY \leftarrow reg LSB reg \leftarrow reg + 2 reg MSB \leftarrow tmpcy temp \leftarrow temp - 1					x	U							
		mem,imm8	1 1 0 0 0 0 W	mod 0 1 1 mem	3 - 5	The following operations are repeated while temp \leftarrow imm8 and temp \leftarrow 0. tmpcy \leftarrow CY, CY \leftarrow (mem) LSB (mem) \leftarrow (mem) + 2 (mem) MSB \leftarrow tmpcy temp \leftarrow temp - 1					x	U							

■ 6427525 0062885 613 ■

Group	Mnemonic	Operand	Operation Code								Flags				
			Bytes				Operation				AC	CY	V	P	S
Sub-routine control	CALL	near-proc	1 1 1 0 1 0 0 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0		(SP - 1, SP - 2) ← PC, SP ← SP - 2	3							
		regptr16	1 1 1 1 1 1 1 1	1 1 0 1 0 reg			(SP - 1, SP - 2) ← PC, PC ← regptr16	2	SP ← SP - 2						
		memptr16	1 1 1 1 1 1 1 1	mod 0 1 0 mem			(SP - 1, SP - 2) ← PC, SP ← SP - 2	2 - 4							
		far-proc	1 0 0 1 1 0 1 0				(SP - 1, SP - 2) ← PS, (SP - 3, SP - 4) ← PC	5	SP ← SP - 4						
							PS ← seg, PC ← offset								
		memptr32	1 1 1 1 1 1 1 1	mod 0 1 1 mem			(SP - 1, SP - 2) ← PS, (SP - 3, SP - 4) ← PC	2 - 4	SP ← SP - 4						
RET							PS ← (memptr32 + 2), PC ← (memptr32)								
			1 1 0 0 0 0 1 1				PC ← (SP + 1, SP)	1							
		pop-value	1 1 0 0 0 0 1 0				SP ← SP + 2								
			1 1 0 0 1 0 1 1				PC ← (SP + 1, SP)	3	SP ← SP + 2, SP ← SP + pop-value						
		pop-value	1 1 0 0 1 0 1 0				PC ← (SP + 1, SP)	1	PS ← (SP + 3, SP + 2)						
							SP ← SP + 4								

Group	Mnemonic	Operand	Operation Code				Bytes	Operation				Flags											
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	AC	CY	V	P	S
Stack manipulation	mem16	1 1 1 1 1 1 1 1	mod	1	1	0	mem	2	-	4	(SP - 1, SP - 2) \leftarrow (mem16)	SP	\leftarrow	SP	-	2							
	reg16	0 1 0 1 0 reg						1			(SP - 1, SP - 2) \leftarrow reg16	SP	\leftarrow	SP	-	2							
	sreg	0 0 0 sreg 1 1 0						1			(SP - 1, SP - 2) \leftarrow sreg	SP	\leftarrow	SP	-	2							
	PSW	1 0 0 1 1 0 0 0						1			(SP - 1, SP - 2) \leftarrow PSW	SP	\leftarrow	SP	-	2							
	R	0 1 1 0 0 0 0 0						1			Push registers on the stack												
	imm8	0 1 1 0 1 0 1 0						2			(SP - 1, SP - 2) \leftarrow imm8 sign extension	SP	\leftarrow	SP	-	2							
POP	imm16	0 1 1 0 1 0 0 0						3			(SP - 1, SP - 2) \leftarrow imm16	SP	\leftarrow	SP	-	2							
	mem16	1 0 0 0 1 1 1	mod	0	0	0 mem	2	-	4	(mem16) \leftarrow (SP - 1, SP - 2)	SP	\leftarrow	SP	+	2								
	reg16	0 1 0 1 1 reg						1			reg16 \leftarrow (SP - 1, SP - 2)	SP	\leftarrow	SP	+	2							
	sreg	0 0 0 sreg 1 1 1						1			SP \leftarrow (SP - 1, SP - 2)	sreg \leftarrow (SP - 1, SP - 2)											
	PSW	1 0 0 1 1 1 0 1						1			SP \leftarrow (SP - 1, SP - 2)	SP	\leftarrow	SP	+	2							
	R	0 1 1 0 0 0 0 1						1			Pop registers from the stack												
PREPARE	imm16,imm8	1 1 0 0 1 0 0 0						4			Prepare New Stack Frame												
	DISPOSE	1 1 0 0 1 0 0 1						1			Dispose of Stack Frame												
Branch	BR	near-label	1 1 1 0 1 0 0 1					3			PC \leftarrow PC + disp												
		short-label	1 1 1 0 1 0 1 1					2			PC \leftarrow PC + ext-disp8												
		regptr16	1 1 1 1 1 1 1 1	1	1	1 0 0 reg	2			PC \leftarrow regptr16													
		memptr16	1 1 1 1 1 1 1 1	mod	1	0 0 mem	2	-	4	PC \leftarrow (memptr16)													
		far-label	1 1 1 0 1 0 1 0					5			PS \leftarrow seg												
		memptr32	1 1 1 1 1 1 1 1	mod	1	0 1 mem	2	-	4	PC \leftarrow (memptr32)													

■ 6427525 0062887 496 ■

Group	Mnemonic	Operand	Operation Code	Bytes	Operation	Flags					
						AC	CY	V	P	S	Z
Conditional branch	BV	short-label	0 1 1 1 0 0 0 0	2	if V = 1	PC ← PC + ext-disp8					
	BNV	short-label	0 0 0 1	2	if V = 0	PC ← PC + ext-disp8					
	BC	short-label	0 0 1 0	2	if CY = 1	PC ← PC + ext-disp8					
	BL	short-label	0 0 1 1	2	if CY = 0	PC ← PC + ext-disp8					
	BNC	short-label	0 1 0 0	2	if Z = 1	PC ← PC + ext-disp8					
	BNL	short-label	0 1 0 1	2	if Z = 0	PC ← PC + ext-disp8					
	BE	short-label	0 1 1 0	2	if CY ∨ Z = 1	PC ← PC + ext-disp8					
	BZ	short-label	0 1 1 1	2	if CY ∨ Z = 0	PC ← PC + ext-disp8					
	BNE	short-label	0 1 1 0	2	if CY ∨ Z = 1	PC ← PC + ext-disp8					
	BNZ	short-label	0 1 1 1	2	if CY ∨ Z = 0	PC ← PC + ext-disp8					
	BNH	short-label	1 0 0 0	2	if S = 1	PC ← PC + ext-disp8					
	BH	short-label	1 0 0 1	2	if S = 0	PC ← PC + ext-disp8					
	BN	short-label	1 0 1 0	2	if P = 1	PC ← PC + ext-disp8					
	BP	short-label	1 0 1 1	2	if P = 0	PC ← PC + ext-disp8					
	BPE	short-label	1 1 0 0	2	if V = 1	PC ← PC + ext-disp8					
	BPO	short-label	1 1 0 1	2	if V = 0	PC ← PC + ext-disp8					
	BLT	short-label	1 1 1 0	2	if S ∨ V = 1	PC ← PC + ext-disp8					
	BGE	short-label	1 1 1 1	2	if S & V = 0	PC ← PC + ext-disp8					
	BLE	short-label	1 1 1 0	2	if (S & V) ∨ Z = 1	PC ← PC + ext-disp8					
	BGT	short-label	1 1 1 1	2	if (S & V) ∨ Z = 0	PC ← PC + ext-disp8					
	DBNZNE	short-label	1 1 1 0 0 0 0	2	CW = CW - 1 if Z = 0 and CW ≠ 0	PC ← PC + ext-disp8					
	DBNZE	short-label	0 0 0 1	2	CW = CW - 1 if Z = 1 and CW ≠ 0	PC ← PC + ext-disp8					
	DBNZ	short-label	0 0 1 0	2	CW = CW - 1 if CW ≠ 0	PC ← PC + ext-disp8					
	BCWZ	short-label	0 0 1 1	2	if CW = 0	PC ← PC + ext-disp8					
	BTCLR	sfr, imm3, short-label	1 0 0 1 1 1 0 0	5	When (sfr) bit No. imm3 = 1, PC ← PC + ext-disp8 and (sfr) bit No. imm3 ← 0.						

Note This instruction is newly added to the μ PD70108/70116.

Group	Mnemonic	Operand	Operation Code	Bytes	Operation	Flags						
						AC	CY	V	P	S	Z	
Interrupt	BRK	3	1 1 0 0 1 1 0 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	1	(SP - 1, SP - 2) \leftarrow PSW, (SP - 3, SP - 4) \leftarrow PS (SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6 IE \leftarrow 0, BRK \leftarrow 0 PS \leftarrow (15, 14), PC \leftarrow (13, 12)					
	imm8 (± 3)		1 1 0 0 1 1 0 1			2	(SP - 1, SP - 2) \leftarrow PSW, (SP - 3, SP - 4) \leftarrow PS, (SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6 IE \leftarrow 0, BRK \leftarrow 0 PS \leftarrow (n \times 4 + 3, n \times 4 + 2), PC \leftarrow (n \times 4 + 1, n \times 4) n = imm8					
	BRKV		1 1 0 0 1 1 1 0			1	When V = 1, (SP - 1, SP - 2) \leftarrow PSW, (SP - 3, SP - 4) \leftarrow PS, (SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6 IE \leftarrow 0, BRK \leftarrow 0 PS \leftarrow (19, 18), PC \leftarrow (17, 16)					
	RETI		1 1 0 0 1 1 1 1			1	PC \leftarrow (SP + 1, SP), PS \leftarrow (SP + 3, SP + 2), PSW \leftarrow (SP + 5, SP + 4), SP \leftarrow SP + 6					
	RETRBI***		0 0 0 0 1 1 1 1	1 0 0 1 0 0 0 1	2	PC \leftarrow Save PC, PSW \leftarrow Save PSW						
	FINT***		0 0 0 0 1 1 1 1	1 0 0 1 0 0 1 0	2	Reports the CPU internal interrupt controller that interrupt service routine operation has ended.						
	CHKIND	reg 16,mem32	0 1 1 0 0 0 1 0	mod reg mem	2 - 4	When (mem32) > reg16 or (mem32 + 2) < reg16, (SP - 1, SP - 2) \leftarrow PSW, (SP - 3, SP - 4) \leftarrow PS, (SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6 IE \leftarrow 0, BRK \leftarrow 0 PS \leftarrow (23, 22), PC \leftarrow (21, 20)						
Register bank switch	BRKCS***	reg16	0 0 0 0 1 1 1 1	0 0 1 0 1 1 0 1	3	RB2 - 0 \leftarrow lower 3 bits of reg16, IE \leftarrow 0, BRK \leftarrow 0, Save PSW \leftarrow PSW, Save PC \leftarrow Vector PC						
	TSKSW***	reg16	1 1 0 0 0 reg		3	RB2 - 0 \leftarrow lower 3 bits of reg16, Old register bank Save PSW and Save PC \leftarrow PSW and PC, PSW and PC \leftarrow New register bank Save PSW and Save PC	x	x	x	x	x	

Note These instructions are newly added to the μ PD70108/70116.

Group	Mnemonic	Operand	Operation Code							Operation							Flags						
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	AC	CY	V	P	S
CPU control	HALT		1	1	1	1	0	1	0	0													
	STOP	<small>Note 2</small>	0	0	0	1	1	1	1	0	1	0	1	1	1	1	0	2	CPU Stop				
	POLL		1	0	0	1	1	0	1	1							1	Pol and wait					
	DI		1	1	1	1	1	0	1	0							1	IE ← 0					
	EI		1	1	1	1	0	1	1								1	IE ← 1					
	BUSLOCK		1	1	1	1	0	0	0	0							1	Bus Lock Prefix					
FPO1	fp-op		1	1	0	1	1	X	X	X	1	1	Y	Y	Y	Z	Z	2	No Operation				
	fp-op,mem		1	1	0	1	1	X	X	X	mod	Y	Y	mem			2 - 4	data bus ← (mem)					
	fp-op		0	1	1	0	0	1	1	X	1	1	Y	Y	Y	Z	Z	2	No Operation				
FPO2	fp-op,mem		0	1	1	0	0	1	1	X	mod	Y	Y	mem			2 - 4	data bus ← (mem)					
	NOP		1	0	0	1	0	0	0	0							1	No Operation					
		<small>Note 1</small>	0	0	1	sreg	1	1	0								1	Segment override prefix					

Notes 1 DS0; DS1; PS; and SS;

2. This instruction is newly added to the μ PD70108/70116.
 3. In the μ PD0320, an interrupt is generated without executing these instructions.

Table 2-8. Number of Clocks (1/10)

Group	Mnemonic	Operands	Byte Processing		Word Processing	
			On-chip RAM Access Enable	On-chip RAM Access Disable	On-chip RAM Access Enable	On-chip RAM Access Disable
Data transfer	MOV	reg, reg	2	2	2	2
		mem, reg	EA + 4 + T	EA + 2	EA + 6 + 2·T	EA + 2
		reg, mem	EA + 6 + T	EA + 6 + T	EA + 8 + 2·T	EA + 8 + 2·T
		mem, imm	EA + 5 + T	EA + 5 + T	EA + 5 + 2·T	EA + 5 + T
		reg, imm	5	5	6	6
		acc, dmem	9 + T	9 + T	11 + 2·T	11 + 2·T
		dmem, acc	7 + T	5	9 + 2·T	5
		sreg, reg16	-	-	4	4
		sreg, mem16	-	-	EA + 10 + 2·T	EA + 10 + 2·T
		reg16, sreg	-	-	3	3
		mem16, sreg	-	-	EA + 7 + 2·T	EA + 3
		DS0, reg16, mem32	-	-	EA + 19 + 4·T	EA + 19 + 4·T
		DS1, reg16, mem32	-	-	EA + 19 + 4·T	EA + 19 + 4·T
		AH, PSW	2	2	-	-
		PSW, AH	3	3	-	-
Repeat prefix	LDEA	reg16, mem16	-	-	EA + 2	EA + 2
	TRANS	src-table	10 + T	10 + T	-	-
	XCH	reg, reg	3	3	3	3
		mem, reg/ reg, mem	EA + 10 + 2·T	EA + 8 + 2·T	EA + 14 + 2·T	EA + 10 + 2·T
		AW, reg16/ reg16, AW	-	-	4	4
	MOVSPA		-	-	16	16
	MOVSPB	reg16	-	-	11	11
	REPC		2	2	2	2
	REPNC		2	2	2	2
	REP/REPE/ REPZ		2	2	2	2
	REPNE/ REPNZ		2	2	2	2
Primitive block transfer	MOVKB	dst-block, src-block <small>Note</small>	20 + 2·T	16 + T	24 + 4·T	20 + 2·T
			16 + (16 + 2·T)·n	16 + (12 + T)·n	16 + (20 + 4·T)·n	16 + (12 + 2·T)·n
	CMPKB	dst-block, src-block <small>Note</small>	23 + 2·T	19 + T	27 + 4·T	21 + 4·T
			16 + (21 + 2·T)·n	16 + (21 + 2·T)·n	16 + (25 + 4·T)·n	16 + (25 + 2·T)·n

Note n ≥ 1

Table 2-8. Number of Clocks (2/10)

Group	Mnemonic	Operands	Byte Processing		Word Processing	
			On-chip RAM Access Enable	On-chip RAM Access Disable	On-chip RAM Access Enable	On-chip RAM Access Disable
Primitive block transfer	CMPM Note 1	dst-block src-block	17 + T	17 + T	19 + 2·T	19 + 2·T
			16 + (15 + T)·n	16 + (15 + T)·n	16 + (17 + 2·T)·n	16 + (17 + 2·T)·n
	LDM Note 1	src-block	12 + T	12 + T	14 + 2·T	14 + 2·T
			16 + (10 + T)·n	16 + (10 + T)·n	16 + (12 + 2·T)·n	16 + (12 + 2·T)·n
Bit field manipulation	STM Note 1	dst-block	12 + T	10	14 + 2·T	10
			16 + (8 + T)·n	16 + (6 + T)·n	16 + (10 + 2·T)·n	16 + (6 + 2·T)·n
	INS	reg8, reg8	63 to 155 (The processing differs among bit lengths.)			
		reg8, imm4	64 to 156 (The processing differs among bit lengths.)			
I/O	IN Note 2	acc, imm8	14 + T	14 + T	16 + 2·T	16 + 2·T
		acc, DW	13 + T	13 + T	15 + 2·T	15 + 2·T
	OUT Note 2	imm8, acc	10 + T	10 + T	10 + 2·T	10 + 2·T
		DW, acc	9 + T	9 + T	9 + 2·T	9 + 2·T
Primitive I/O	INM Note 2	dst-block, DW	19 + 2·T	17 + 2·T	21 + 4·T	17 + 4·T
			18 + (13 + 2·T)·n	18 + (11 + 2·T)·n	18 + (15 + 4·T)·n	18 + (11 + 4·T)·n
	OUTM Note 2	DW, src-block	19 + 2·T	17 + 2·T	21 + 4·T	17 + 4·T
			18 + (13 + 2·T)·n	18 + (11 + 2·T)·n	18 + (15 + 4·T)·n	18 + (11 + 4·T)·n
Addition/ subtraction	ADD	reg, reg	2	2	2	2
		mem, reg	EA + 8 + 2·T	EA + 6 + T	EA + 12 + 4·T	EA + 8 + 2·T
		reg, mem	EA + 6 + T	EA + 6 + T	EA + 8 + 2·T	EA + 8 + 2·T
		reg, imm	5	5	6	6
		mem, imm	EA + 9 + 2·T	EA + 7 + 2·T	EA + 14 + 4·T	EA + 10 + 4·T
		acc, imm	5	5	6	6
	ADDC	reg, reg	2	2	2	2
		mem, reg	EA + 8 + 2·T	EA + 6 + T	EA + 12 + 4·T	EA + 8 + 2·T
		reg, mem	EA + 6 + T	EA + 6 + T	EA + 8 + 2·T	EA + 8 + 2·T
		reg, imm	5	5	6	6
		mem, imm	EA + 9 + 2·T	EA + 7 + 2·T	EA + 14 + 4·T	EA + 10 + 4·T
		acc, imm	5	5	6	6

Notes 1. $n \geq 1$ 2. When $\overline{IBRK} = 1$

Table 2-8. Number of Clocks (3/10)

Group	Mnemonic	Operands	Byte Processing		Word Processing	
			On-chip RAM Access Enable	On-chip RAM Access Disable	On-chip RAM Access Enable	On-chip RAM Access Disable
Addition/ subtraction	SUB	reg, reg	2	2	2	2
		mem, reg	EA + 8 + 2-T	EA + 6 + T	EA + 12 + 4-T	EA + 8 + 2-T
		reg, mem	EA + 6 + T	EA + 6 + T	EA + 8 + 2-T	EA + 8 + 2-T
		reg, imm	5	5	6	6
		mem, imm	EA + 9 + 2-T	EA + 7 + 2-T	EA + 14 + 4-T	EA + 10 + 4-T
		acc, imm	5	5	6	6
	SUBC	reg, reg	2	2	2	2
		mem, reg	EA + 8 + 2-T	EA + 6 + T	EA + 12 + 4-T	EA + 8 + 2-T
		reg, mem	EA + 6 + T	EA + 6 + T	EA + 8 + 2-T	EA + 8 + 2-T
		reg, imm	5	5	6	6
		mem, imm	EA + 9 + 2-T	EA + 7 + 2-T	EA + 14 + 4-T	EA + 10 + 4-T
		acc, imm	5	5	6	6
BCD opera- tion	ADD4S Note		22 + (27 + 3-T)·n	22 + (25 + 3-T)·n	-	-
	SUB4S Note		22 + (27 + 3-T)·n	22 + (25 + 3-T)·n	-	-
	CMP4S Note		22 + (23 + 3-T)·n	22 + (23 + 3-T)·n	-	-
	ROL4	reg8	17	17	-	-
		mem8	EA + 18 + 2-T	EA + 16 + 2-T	-	-
	ROR4	reg8	21	21	-	-
		mem8	EA + 24 + 2-T	EA + 22 + 2-T	-	-
Incre- ment/ decre- ment	INC	reg8	5	5	-	-
		mem8	EA + 11 + 2-T	EA + 9 + 2-T	EA + 15 + 4-T	EA + 11 + 4-T
		reg16	-	-	2	2
	DEC	reg8	5	5	-	-
		mem8	EA + 11 + 2-T	EA + 9 + 2-T	EA + 15 + 4-T	EA + 11 + 4-T
		reg16	-	-	2	2
Multipli- cation	MULU	reg8	24	24	-	-
		mem8	EA + 26 + T	EA + 26 + T	-	-
		reg16	-	-	32	32
		mem16	-	-	EA + 34 + 2-T	EA + 34 + 2-T

Note n: 1/2 of the number of BCD digits.

Table 2-8. Number of Clocks (4/10)

Group	Mnemonic	Operands	Byte Processing		Word Processing	
			On-chip RAM Access Enable	On-chip RAM Access Disable	On-chip RAM Access Enable	On-chip RAM Access Disable
Multipli-cation	MUL	reg8	31 to 40	31 to 40	-	-
		mem8	EA + 33 + T to EA + 42 + T	EA + 33 + T to EA + 42 + T	-	-
		reg16	-	-	39 to 48	39 to 48
		mem16	-	-	EA + 43 + 2-T to EA + 52 + 2-T	EA + 43 + 2-T to EA + 52 + 2-T
		reg16, (reg16,) imm8	-	-	39 to 49	39 to 49
		reg16, mem16, imm8	-	-	EA + 43 + 2-T to EA + 53 + 2-T	EA + 43 + 2-T to EA + 53 + 2-T
		reg16, (reg16,) imm16	-	-	40 to 50	40 to 50
		reg16, mem16, imm16	-	-	EA + 44 + 2-T to EA + 54 + 2-T	EA + 44 + 2-T to EA + 54 + 2-T
Unsign-ed division	DIVU	reg8	31	31	-	-
		mem8	EA + 33 + T	EA + 33 + T	-	-
		reg16	-	-	39	39
		mem16	-	-	EA + 43 + 2-T	EA + 43 + 2-T
Signed division	DIV	reg8	46 to 56	46 to 56	-	-
		mem8	EA + 48 + T to EA + 58 + T	EA + 48 + T to EA + 58 + T	-	-
		reg16	-	-	54 to 64	54 to 64
		mem16	-	-	EA + 58 + 2-T to EA + 68 + 2-T	EA + 58 + 2-T to EA + 68 + 2-T
BCD adjust-ment	ADJBA		17	17	-	-
	ADJ4A		9	9	-	-
	ADJBS		17	17	-	-
	ADJ4S		9	9	-	-
Data conver-sion	CVTBD		19	19	-	-
	CVTDB		20	20	-	-
	CVTBW		3	3	-	-
	CVTWL		-	-	8	8
Compare	CMP	reg, reg	2	2	2	2
		mem, reg	EA + 6 + T	EA + 6 + T	EA + 8 + 2-T	EA + 8 + 2-T
		reg, mem	EA + 6 + T	EA + 6 + T	EA + 8 + 2-T	EA + 8 + 2-T
		reg, imm	5	5	6	6
		mem, imm	EA + 7 + T	EA + 7 + T	EA + 10 + 2-T	EA + 10 + 2-T
		acc, imm	5	5	6	6

Table 2-8. Number of Clocks (5/10)

Group	Mnemonic	Operands	Byte Processing		Word Processing	
			On-chip RAM Access Enable	On-chip RAM Access Disable	On-chip RAM Access Enable	On-chip RAM Access Disable
Complement operation	NOT	reg	5	5	5	5
		mem	EA + 11 + 2-T	EA + 9 + T	EA + 15 + 4-T	EA + 11 + 2-T
	NEG	reg	5	5	5	5
		mem	EA + 11 + 2-T	EA + 9 + T	EA + 15 + 4-T	EA + 11 + 2-T
Logical operation	TEST	reg, reg	4	4	4	4
		mem, reg/ reg, mem	EA + 8 + T	EA + 8 + T	EA + 10 + 2-T	EA + 10 + 2-T
		reg, imm	7	7	8	8
		mem, imm	EA + 11 + T	EA + 11 + T	EA + 11 + 2-T	EA + 11 + 2-T
		acc, imm	5	5	6	6
	AND	reg, reg	2	2	2	2
		mem, reg	EA + 8 + 2-T	EA + 6 + T	EA + 12 + 4-T	EA + 8 + 2-T
		reg, mem	EA + 6 + T	EA + 6 + T	EA + 8 + 2-T	EA + 8 + 2-T
		reg, imm	5	5	6	6
		mem, imm	EA + 9 + T	EA + 7 + T	EA + 14 + 4-T	EA + 10 + 4-T
		acc, imm	5	5	6	6
	OR	reg, reg	2	2	2	2
		mem, reg	EA + 8 + 2-T	EA + 6 + T	EA + 12 + 4-T	EA + 8 + 2-T
		reg, mem	EA + 6 + T	EA + 6 + T	EA + 8 + 2-T	EA + 8 + 2-T
		reg, imm	5	5	6	6
		mem, imm	EA + 9 + T	EA + 7 + T	EA + 14 + 4-T	EA + 10 + 4-T
		acc, imm	5	5	6	6
	XOR	reg, reg	2	2	2	2
		mem, reg	EA + 8 + 2-T	EA + 6 + T	EA + 12 + 4-T	EA + 8 + 2-T
		reg, mem	EA + 6 + T	EA + 6 + T	EA + 8 + 2-T	EA + 8 + 2-T
		reg, imm	5	5	6	6
		mem, imm	EA + 9 + T	EA + 7 + T	EA + 14 + 4-T	EA + 10 + 4-T
		acc, imm	5	5	6	6
Bit manipulation	TEST1	reg8, CL	7	7	-	-
		mem8, CL	EA + 11 + T	EA + 11 + T	-	-
		reg16, CL	-	-	7	7
		mem16, CL	-	-	EA + 13 + 2-T	EA + 13 + 2-T
		reg8, imm3	6	6	-	-
		mem8, imm3	EA + 8 + T	EA + 8 + T	-	-
		reg16, imm4	-	-	6	6
		mem16, imm4	-	-	EA + 10 + 2-T	EA + 10 + 2-T
	NOT1	reg8, CL	7	7	-	-
		mem8, CL	EA + 13 + 2-T	EA + 11 + T	-	-
		reg16, CL	-	-	7	7

Table 2-8. Number of Clocks (6/10)

Group	Mnemonic	Operands	Byte Processing		Word Processing	
			On-chip RAM Access Enable	On-chip RAM Access Disable	On-chip RAM Access Enable	On-chip RAM Access Disable
Bit manipulation	NOT1	mem16, CL	-	-	EA + 17 + 4-T	EA + 13 + 2-T
		reg8, imm3	6	6	-	-
		mem8, imm3	EA + 10 + 2-T	EA + 8 + T	-	-
		reg16, imm4	-	-	6	6
		mem16, imm4	-	-	EA + 14 + 4-T	EA + 10 + 2-T
	NOT1	CY	2	2	2	2
Bit manipulation	CLR1	reg8, CL	8	8	-	-
		mem8, CL	EA + 14 + 2-T	EA + 12 + T	-	-
		reg16, CL	-	-	8	8
		mem16, CL	-	-	EA + 18 + 4-T	EA + 14 + 2-T
		reg8, imm3	7	7	-	-
		mem8, imm3	EA + 11 + 2-T	EA + 9 + T	-	-
		reg16, imm4	-	-	7	7
		mem16, imm4	-	-	EA + 15 + 4-T	EA + 10 + 2-T
	SET1	reg8, CL	7	7	-	-
		mem8, CL	EA + 13 + 2-T	EA + 11 + T	-	-
		reg16, CL	-	-	7	7
		mem16, CL	-	-	EA + 17 + 4-T	EA + 13 + 2-T
		reg8, imm3	6	6	-	-
		mem8, imm3	EA + 10 + 2-T	EA + 8 + T	-	-
		reg16, imm4	-	-	6	6
		mem16, imm4	-	-	EA + 14 + 4-T	EA + 10 + 2-T
	CLR1	CY	2	2	2	2
		DIR	2	2	2	2
	SET1	CY	2	2	2	2
		DIR	2	2	2	2
Shift	SHL	reg,1	8	8	8	8
		mem,1	EA + 14 + 2-T	EA + 12 + T	EA + 18 + 4-T	EA + 14 + 2-T
		reg, CL	11 + 2-n	11 + 2-n	11 + 2-n	11 + 2-n
		mem, CL	EA + 17 + 2-T + 2-n	EA + 15 + T + 2-n	EA + 21 + 4-T + 2-n	EA + 17 + 2-T + 2-n
		reg, imm8	9 + 2-n	9 + 2-n	9 + 2-n	9 + 2-n
		mem, imm8	EA + 13 + 2-T + 2-n	EA + 11 + T + 2-n	EA + 17 + 4-T + 2-n	EA + 13 + 2-T + 2-n
	SHR	reg, 1	8	8	8	8
		mem, 1	EA + 14 + 2-T	EA + 12 + T	EA + 18 + 4-T	EA + 14 + 2-T

Note n: Shift count

Table 2-8. Number of Clocks (7/10)

Group	Mnemonic	Operands	Byte Processing		Word Processing	
			On-chip RAM Access Enable	On-chip RAM Access Disable	On-chip RAM Access Enable	On-chip RAM Access Disable
Shift	SHR	reg, CL	11 + 2·n	11 + 2·n	11 + 2·n	11 + 2·n
		Note: mem, CL	EA + 17 + 2·T + 2·n	EA + 15 + T + 2·n	EA + 21 + 4·T + 2·n	EA + 17 + 2·T + 2·n
		reg, imm8	9 + 2·n	9 + 2·n	9 + 2·n	9 + 2·n
		mem, imm8	EA + 13 + 2·T + 2·n	EA + 11 + T + 2·n	EA + 17 + 4·T + 2·n	EA + 13 + 2·T + 2·n
	SHRA	reg, 1	8	8	8	8
		Note: mem, 1	EA + 14 + 2·T	EA + 12 + T	EA + 18 + 4·T	EA + 14 + 2·T
		reg, CL	11 + 2·n	11 + 2·n	11 + 2·n	11 + 2·n
		mem, CL	EA + 17 + 2·T + 2·n	EA + 15 + T + 2·n	EA + 21 + 4·T + 2·n	EA + 17 + 2·T + 2·n
Rotate	ROL	reg, imm8	9 + 2·n	9 + 2·n	9 + 2·n	9 + 2·n
		Note: mem, imm8	EA + 13 + 2·T + 2·n	EA + 11 + T + 2·n	EA + 17 + 4·T + 2·n	EA + 13 + 2·T + 2·n
		reg, 1	8	8	8	8
		mem, 1	EA + 14 + 2·T	EA + 12 + T	EA + 18 + 4·T	EA + 14 + 2·T
		reg, CL	11 + 2·n	11 + 2·n	11 + 2·n	11 + 2·n
		mem, CL	EA + 17 + 2·T + 2·n	EA + 15 + T + 2·n	EA + 21 + 4·T + 2·n	EA + 17 + 2·T + 2·n
	ROR	reg, imm8	9 + 2·n	9 + 2·n	9 + 2·n	9 + 2·n
		Note: mem, imm8	EA + 13 + 2·T + 2·n	EA + 11 + T + 2·n	EA + 17 + 4·T + 2·n	EA + 13 + 2·T + 2·n
		reg, 1	8	8	8	8
		mem, 1	EA + 14 + 2·T	EA + 12 + T	EA + 18 + 4·T	EA + 14 + 2·T
		reg, CL	11 + 2·n	11 + 2·n	11 + 2·n	11 + 2·n
		mem, CL	EA + 17 + 2·T + 2·n	EA + 15 + T + 2·n	EA + 21 + 4·T + 2·n	EA + 17 + 2·T + 2·n
	ROLC	reg, imm8	9 + 2·n	9 + 2·n	9 + 2·n	9 + 2·n
		Note: mem, imm8	EA + 13 + 2·T + 2·n	EA + 11 + T + 2·n	EA + 17 + 4·T + 2·n	EA + 13 + 2·T + 2·n
		reg, 1	8	8	8	8
		mem, 1	EA + 14 + 2·T	EA + 12 + T	EA + 18 + 4·T	EA + 14 + 2·T
		reg, CL	11 + 2·n	11 + 2·n	11 + 2·n	11 + 2·n
		mem, CL	EA + 17 + 2·T + 2·n	EA + 15 + T + 2·n	EA + 21 + 4·T + 2·n	EA + 17 + 2·T + 2·n
	RORC	reg, imm8	9 + 2·n	9 + 2·n	9 + 2·n	9 + 2·n
		Note: mem, imm8	EA + 13 + 2·T + 2·n	EA + 11 + T + 2·n	EA + 17 + 4·T + 2·n	EA + 13 + 2·T + 2·n

Note n: Shift count

Table 2-8. Number of Clocks (8/10)

Group	Mnemonic	Operands	Byte Processing		Word Processing	
			On-chip RAM Access Enable	On-chip RAM Access Disable	On-chip RAM Access Enable	On-chip RAM Access Disable
Rotate	RORC	reg, CL	11 + 2·n	11 + 2·n	11 + 2·n	11 + 2·n
		Note mem, CL	EA + 17 + 2·T + 2·n	EA + 15 + T + 2·n	EA + 21 + 4·T + 2·n	EA + 17 + 2·T + 2·n
		reg, imm8	9 + 2·n	9 + 2·n	9 + 2·n	9 + 2·n
		mem, imm8	EA + 13 + 2·T + 2·n	EA + 11 + T + 2·n	EA + 17 + 4·T + 2·n	EA + 13 + 2·T + 2·n
Subrou-tine control	CALL	near-proc	-	-	22 + 2·T	18 + 2·T
		regptr16	-	-	22 + 2·T	18 + 2·T
		memptr16	-	-	EA + 26 + 4·T	EA + 24 + 4·T
		far-proc	-	-	38 + 4·T	34 + 4·T
		memptr32	-	-	EA + 36 + 8·T	EA + 24 + 8·T
	RET		-	-	20 + 2·T	20 + 2·T
		pop-value	-	-	20 + 2·T	20 + 2·T
			-	-	29 + 4·T	29 + 4·T
		pop-value	-	-	30 + 4·T	30 + 4·T
Stack manipulation	PUSH	mem16	-	-	EA + 18 + 4·T	EA + 14 + 4·T
		reg16	-	-	10 + 2·T	6
		sreg	-	-	11 + 2·T	7
		PSW	-	-	10 + 2·T	6
		R	-	-	82 + 16·T	50
		imm8	-	-	13 + 2·T	9
		imm16	-	-	14 + 2·T	10
	POP	mem16	-	-	EA + 16 + 4·T	EA + 12 + 2·T
		reg16	-	-	12 + 2·T	12 + 2·T
		sreg	-	-	13 + 2·T	13 + 2·T
		PSW	-	-	14 + 2·T	14 + 2·T
		R	-	-	82 + 16·T	58
	PREPARE	imm16, imm8	When imm8 = 0, 27 + 2·T When imm8 = 1, 39 + 4·T When imm8 = n, n > 1, 46 + 19(n - 1) + 4·T			
	DISPOSE		-	-	12 + 2·T	12 + 2·T

Note n: Shift count

Table 2-8. Number of Clocks (9/10)

Group	Mnemonic	Operands	Byte Processing		Word Processing	
			On-chip RAM Access Enable	On-chip RAM Access Disable	On-chip RAM Access Enable	On-chip RAM Access Disable
Branch	BR	near-label	-	-	12	12
		short-label	-	-	12	12
		regptr16	-	-	13	13
		memptr16	-	-	EA + 17 + 2-T	EA + 17 + 2-T
		far-label	-	-	15	15
		memptr32	-	-	EA + 25 + 4-T	EA + 25 + 4-T
Conditional branch	BV	short-label	-	-	15/8	15/8
	BNV	short-label	-	-	15/8	15/8
	BC/BL	short-label	-	-	15/8	15/8
	BNC/BNL	short-label	-	-	15/8	15/8
	BE/BZ	short-label	-	-	15/8	15/8
	BNE/BNZ	short-label	-	-	15/8	15/8
	BNH	short-label	-	-	15/8	15/8
	BH	short-label	-	-	15/8	15/8
	BN	short-label	-	-	15/8	15/8
	BP	short-label	-	-	15/8	15/8
	BPE	short-label	-	-	15/8	15/8
	BPO	short-label	-	-	15/8	15/8
	BLT	short-label	-	-	15/8	15/8
	BGE	short-label	-	-	15/8	15/8
	BLE	short-label	-	-	15/8	15/8
	BGT	short-label	-	-	15/8	15/8
	DBNZNE	short-label	-	-	17/8	17/8
Interrupt	DBNZE	short-label	-	-	17/8	17/8
	DBNZ	short-label	-	-	17/8	17/8
	BCWZ	short-label	-	-	15/8	15/8
	BTCLR	sfr, imm3, short-label	29/21	29/21	-	-
	BRK	3	-	-	55 + 10-T	43 + 10-T
		imm8 (=3)	-	-	56 + 10-T	44 + 10-T
	BRKV		-	-	55 + 10-T	43 + 10-T
★	RETI		-	-	45 + 6-T	37 + 2-T
	RETRBI		-	-	12	12
	FINT		2	2	2	2
	CHKIND	reg16, mem32	-	-	EA + 26 + 4-T	EA + 26 + 4-T

Table 2-8. Number of Clocks (10/10)

Group	Mnemonic	Operands	Byte Processing		Word Processing	
			On-chip RAM Access Enable	On-chip RAM Access Disable	On-chip RAM Access Enable	On-chip RAM Access Disable
Register bank switch	BRKCS	reg16	-	-	15	15
	TSKSW	reg16	-	-	20	20
CPU control	HALT		-	-	-	-
	STOP		-	-	-	-
	POLL		-	-	-	-
	DI		4	4	4	4
	EI		12	12	12	12
	BUSLOCK		2	2	2	2
	FPO1	fp-op	-	-	60 + 10·T	48 + 10·T
		fp-op, mem	-	-	60 + 10·T	48 + 10·T
	FPO2	fp-op	-	-	60 + 10·T	48 + 10·T
		fp-op, mem	-	-	60 + 10·T	48 + 10·T
NOP			4	4	4	4
Segment override prefix (DS0:, DS1:, PS: and SS:)			2	2	2	2

3. ELECTRICAL SPECIFICATIONS




ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITIONS	RATING	UNIT
Supply Voltage	V_{DD}		-0.5 to +7.0	V
Input Voltage	V_{TH}		-0.5 to $V_{DD} + 0.5$	V
	V_I		-0.5 to $V_{DD} + 0.5$	V
Output Voltage	V_O		-0.5 to $V_{DD} + 0.5$	V
Output Current Low	I_{OL}	Each output pin	4.0	mA
		Total	50	mA
Output Current High	I_{OH}	Each output pin	-2.0	mA
		Total	-20	mA
Operating Ambient Temperature	T_A		-40 to +85	$^\circ\text{C}$
Storage Temperature	T_{STG}		-65 to +150	$^\circ\text{C}$

- Cautions**
1. Do not make direct connections of the output (or input/output) pins of the IC product with each other, and also avoid direct connections to V_{DD} , V_{CC} or GND. However, the open drain pins or the open collector pins can be directly connected with each other. For the external circuit designed with the timing specifications so that any collision of the outputs from the pins subject to high-impedance state may be prevented, direct connection can be also made.
 2. Product quality may suffer if the absolute maximum ratings are exceeded for even a single parameter, or even momentarily. In other words, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded. The normal operation and reliability of the product can be only assured with the specifications and the conditions indicated as the DC and AC characteristics.

OSCILLATOR CHARACTERISTICS

(TA = -40 to +85 °C, V_{DD} = +5.0 V ±10 %, V_{SS} = 0 V, 0 V ≤ V_{TH} ≤ V_{DD} + 0.1 V)

CONFIGURATION	RECOMMENDED CIRCUIT	PARAMETER	μ PD70320, μ PD70320(A)		μ PD70320-8, μ PD70320(A)-8		UNIT
			MIN.	MAX.	MIN.	MAX.	
Internal Resonator (Ceramic or Crystal Resonator)		Oscillator frequency (f _{xx})	4	10	4	16	MHz
External Clock	 or 	X1 input frequency (f _x)	4	10	4	16	MHz
		X1 rise/fall time (t _{XR} , t _{XF})	0	20	0	20	ns
		X1 input high-/low-level width (t _{WXH} , t _{WXL})	35	250	20	250	ns

- Cautions 1. Mount the capacitors and crystal or ceramic resonator as close to pins X1 and X2 as possible.
 2. Do not route other signal lines through the  area.

RECOMMENDED OSCILLATOR CONSTANT

Ceramic resonator

MANUFACTURER	PART NUMBER	RECOMMENDED CONSTANTS	
		C1 [pF]	C2 [pF]
Kyocera Corp.	KBR-10.0M Note 1	33	33
Murata Mfg. Co., Ltd.	CSA7.37MT040 Note 2	100	100
	CSA10.0MT Note 1	47	47
	CSA11.0MT Note 2		
TDK	CSA16.0MX040 Note 1	30	30
	FCR10.0M2S Note 2	30	30
	FCR16.0M2S Note 2	15	6
	FCR16.0M2G Note 2	22	10

- Notes 1.** The operating ambient temperature (T_A) is -10°C to $+70^{\circ}\text{C}$ when this resonator is used.
2. The operating ambient temperature (T_A) is -20°C to $+80^{\circ}\text{C}$ when this resonator is used.

Crystal resonator

MANUFACTURER	PART NUMBER	RECOMMENDED CONSTANTS	
		C1 [pF]	C2 [pF]
Kinseki Co., Ltd.	HC-49/U(KR-100)	22	22
	HC-49/U(KR-160)	22	22

Remark For more details on the characteristics of the resonators, please contact the manufacturer.

CAPACITANCE ($T_A = 25^\circ C$, $V_{DD} = 0 V$)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input Capacitance	C_I	$f_C = 1 \text{ MHz}$			10	pF
Output Capacitance	C_O	Unmeasured pins returned to 0 V.			20	pF
Input/output Capacitance	C_{IO}				20	pF

DC CHARACTERISTICS ($T_A = -40^\circ C$ to $+85^\circ C$, $V_{DD} = +5.0 V \pm 10\%$)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Input Voltage Low	V_{IL}			0		0.8	V
Input Voltage High	V_{IH1}	Except RESET, P10/NMI, X1, X2		2.2		V_{DD}	V
	V_{IH2}	RESET, P10/NMI, X1, X2		$0.8V_{DD}$		V_{DD}	V
Output Voltage Low	V_{OL}	$I_{OL} = 1.6 \text{ mA}$				0.45	V
Output Voltage High	V_{OH}	$I_{OH} = -0.4 \text{ mA}$		$V_{DD}-1.0$			V
Input Current	I_I	EA, P10/NMI; $0 \leq V_I \leq V_{DD}$				± 20	μA
Input Leakage Current	I_{LI}	Except EA, P10/NMI; $0 \leq V_I \leq V_{DD}$				± 10	μA
Output Leakage Current	I_{LO}	$0 \leq V_O \leq V_{DD}$				± 10	μA
V_{TH} Current	I_{TH}	$0 V \leq V_{TH} \leq V_{DD}$			0.5	1.0	mA
V_{DD} Supply Current	I_{DD1}	Operating mode	μ PD70320		50	100	mA
			μ PD70320-8		65	120	mA
	I_{DD2}	HALT mode	μ PD70320		20	40	mA
			μ PD70320-8		25	50	mA
	I_{DD3}	STOP mode			10	30	μA

AC CHARACTERISTICS ($T_A = -40$ to $+85^\circ C$, $V_{DD} = +5.0 V \pm 10\%$)

PARAMETER	SYMBOL	TEST CONDITION	μ PD70320, μ PD70320(A)		μ PD70320-8, μ PD70320(A)-8		UNIT
			MIN.	MAX.	MIN.	MAX.	
X1 Input Cycle Time	t_{CYX}		98	250	62	250	ns
X1 Input High-/Low-Level Width	t_{WXH}, t_{WXL}		35		20		ns
X1 Input Rise/Fall Time	t_{XR}, t_{XF}			20		20	ns
CLKOUT Output Cycle Time	t_{CYK}	$f_X/2, T = t_{CYK}$	200	2000	125	2000	ns
CLKOUT Output High-/Low-Level Width	t_{WKH}, t_{WKL}		0.5T-15		0.5T-15		ns
CLKOUT Output Rise/Fall Time	t_{KR}, t_{KF}			15		15	ns
Input Rise/Fall Time	t_{IR}, t_{IF}	Except RESET, NMI, X1 and X2		20		20	ns
	t_{IFS}, t_{IFS}	RESET, NMI		30		30	ns
Output Rise/Fall Time	t_{OR}, t_{OF}	Except CLKOUT		20		20	ns

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
Address Delay Time from CLKOUT	tdKA			90	ns
Data Input Delay Time from Address	tdADR			(n + 1.5)T - 90	ns
Data Delay Time from MREQ ↓	tdMRD			(n + 1)T - 75	ns
Data Delay Time from MSTB ↓	tdMSD			(n + 0.5)T - 75	ns
MSTB ↓ Delay Time from MREQ ↓	tdMRS		0.5T - 35	0.5T + 35	ns
MREQ Low-Level Width	tWMRL		(n + 1)T - 30	(n + 1)T + 30	ns
Address Hold Time (from MREQ ↑)	thMA		0.5T - 30		ns
Data Input Hold Time (from MREQ ↑)	thMDR		0		ns
Control Signal Recovery Time	trVC		T - 25		ns
Data Output Delay Time from Address	tdADW			0.5T + 50	ns
Address Setup Time (to MREQ ↓)	tdAMR		0.5T - 30		ns
Address Setup Time (to MSTB ↓)	tdAMS		T - 30		ns
MSTB Low-Level Width	tWMSL		(n + 0.5)T - 30	(n + 0.5)T + 30	ns
Data Output Setup Time (to MSTB ↑)	tsDM		(n + 1)T - 50		ns
Data Output Hold Time (from MSTB ↑)	thMDW		0.5T - 30		ns
Address Setup Time (to IOSTB ↓)	tdAIS		0.5T - 30		ns
Data Delay Time from IOSTB ↓	tdISD			(n + 1)T - 90	ns
IOSTB Low-Level Width	tWISL		(n + 1)T - 30		ns
Address Hold Time (from IOSTB ↑)	thISA		0.5T - 30		ns
Data Input Hold Time (from IOREQ ↑)	thISDR		0		ns
Data Output Setup Time (to IOSTB ↑)	tsDIS		(n + 1)T - 50		ns
Data Output Hold Time (from IOSTB ↑)	thISDW		0.5T - 30		ns
DMARQ Setup Time (to MREQ ↓)	tsDADQ	Demand release mode		1T	ns
DMARQ Hold Time (from DMAAK ↓)	thDADQ	Demand release mode	0		ns
DMAAK Output Low-Level Width	tWDMRL	Read mode	(n + 1.5)T - 30		ns
TC ↓ Delay Time from DMAAK ↓	tdDATC			0.5T + 50	ns
TC Low-Level Width	tWTCL		2T - 30		ns
DMAAK Output Low-Level Width	tWDMWL	Write mode	(n + 1)T - 30		ns
Address Setup Time (to REFREQ ↓)	tdARF		0.5T - 30		ns
REFREQ Low-Level Width	tWRFL		(n + 1)T - 30		ns
Address Hold Time (from REFREQ ↑)	thRFA		0.5T - 30		ns
RESET Low-Level Width	tWRSL1	STOP mode release/ power-ON reset	30		ms
	tWRSL2	System reset	5		μ s
READY Setup Time (to MREQ ↓, IOSTB ↓)	tSCRY0	n ≥ 2		T - 100	ns
	tSCRY	n ≥ 3		(n - 1)T - 100	ns

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
READY Hold Time (from MREQ ↓, IOSTB ↓)	tHCRY0	n = 2	1T		ns
	tHCRY	n ≥ 3	(n - 1)T		ns
	tHCRY1	n ≥ 3	(n - 2)T		ns
HLDRQ Setup Time (to CLKOUT ↑)	tSHOK		30		ns
HLDAK ↓ Delay Time from CLKOUT ↑	tDKHA			80	ns
HLDAK ↓ Delay Time from Bus Float	tCFHA		1T - 50		ns
Bus Output Delay Time from HLDAK ↑	tDHAC		1T - 50		ns
HLDAK ↑ Delay Time from HLDRQ ↓	tDHQHA			3T + 160	ns
Bus Output Delay Time from HLDRQ ↓	tDHQC		3T + 30		ns
HLDRQ Low-Level Width	tWHQL		1.5T		ns
HLDAK Low-Level Width	tWHAL		1T		ns
INT, DMARQ Setup Time (to CLKOUT ↑)	tSIQK		30		ns
INT, DMARQ High-/Low-Level Width	twIAH, twIAL		8T		ns
POLL Setup Time (to CLKOUT ↑)	tsPLK		30		ns
NMI High-/Low-Level Width	twNIH, twNIL		5		μs
CTS Low-Level Width	twCTL		2T		ns
INT Setup Time (to CLKOUT ↑)	tSIRK		30		ns
INTAK ↓ Delay Time from CLKOUT ↓	tDKIA			80	ns
INT Hold Time (from INTAK ↓)	tHIAIQ		0		ns
INTAK Low-Level Width	twIAL		2T - 30		ns
INTAK High-Level Width	twIAH		1T - 30		ns
Data Delay Time from INTAK ↓	tDIAD			2T - 130	ns
Data Hold Time (from INTAK ↑)	tHIAD		0	0.5T	ns
SCK0 Cycle Time	tCYTK		1000		ns
SCK0 High-/Low-Level Width	twSTH, twSTL		450		ns
TxD Delay Time from SCK0 ↓	tDTKD			210	ns
TxD Hold Time (from SCK0 ↓)	tHTKD		20		ns
CTS0 Cycle Time	tCYRK		1000		ns
CTS0 High-/Low-Level Width	twSRH, twSRL		420		ns
RxD Setup/Hold Time (to/from CTS0 ↑)	tSRDK, tHKRD		80		ns

Remark n indicates the number of wait states. No wait is "n = 0".


COMPARATOR CHARACTERISTICS ($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 10\%$)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Comparator Accuracy	V_{ACOMP}				± 100	mV
Threshold Voltage	V_{TH}		0		$V_{DD} + 0.1$	V
Compare Time	t_{COMP}		64		65	tcyk
PT Input Voltage	V_{IPT}		0		V_{DD}	V


DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA HOLDING CHARACTERISTICS
($T_A = -40$ to $+85^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
Data Hold Supply Voltage	V_{DDDR}		2.5	5.5	V
V_{DD} Rise/Fall Time	t_{RVD}, t_{FVD}		200		μs


DATA HOLDING TIMING



AC TEST INPUT WAVEFORM (EXCEPT RESET, NMI, X1 AND X2)







AC TEST INPUT WAVEFORM (RESET, NMI, X1 AND X2)




AC TEST OUTPUT TEST POINTS

Output load condition: 100 pF



CLOCK TIMING**POLL INPUT TIMING****CTS0 AND CTS1 INPUT TIMING**


INTERRUPT INPUT/DMA INPUT TIMING




* INTP0-INTP2, DMARQ0-DMARQ1

RESET INPUT TIMING

When STOP mode is released/at power-on reset:




When system is reset:




READY TIMING

When 2 wait states are inserted:




When $(n - 2)$ extra wait states are inserted [$n \geq 3$]:




- Notes 1.** In case of memory cycle
2. In case of I/O cycle

SERIAL OPERATION


When transmitting data in I/O interface mode




When receiving data in I/O interface mode




READ OPERATION




WRITE OPERATION




I/O READ TIMING




I/O WRITE TIMING




DMA (I/O → MEMORY) TIMING



DMA (MEMORY → I/O) TIMING




REFRESH TIMING




HOLD REQUEST/ACKNOWLEDGE TIMING

Normal mode




Releasing HOLD mode at refreshing time







* A19 to A0, D7 to D0, MREQ, MSTB, IOSTB, R/W



EXTERNAL INTERRUPT REQUEST/ACKNOWLEDGE TIMING



4. CHARACTERISTIC CURVES








5. PACKAGE DRAWINGS

★


84 PIN PLASTIC QFJ (\square 1150 mil)

NOTE


Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P84L-50A3-2

ITEM	MILLIMETERS	INCHES
A	30.2 ± 0.2	1.189 ± 0.008
B	29.28	1.153
C	29.28	1.153
D	30.2 ± 0.2	1.189 ± 0.008
E	1.94 ± 0.15	0.076 ± 0.006
F	0.6	0.024
G	4.4 ± 0.2	0.173 ± 0.008
H	2.8 ± 0.2	0.110 ± 0.008
I	0.9 MIN.	0.035 MIN.
J	3.4	0.134
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40 ± 0.10	0.016 ± 0.005
N	0.12	0.005
P	28.20 ± 0.20	1.110 ± 0.008
Q	0.15	0.006
T	R 0.8	R 0.031
U	0.20 ± 0.05	0.008 ± 0.002

94 PIN PLASTIC QFP (\square 20)

detail of lead end



NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	23.2 \pm 0.4	0.913 $^{+0.017}_{-0.016}$
B	20.0 \pm 0.2	0.787 $^{+0.009}_{-0.008}$
C	20.0 \pm 0.2	0.787 $^{+0.009}_{-0.008}$
D	23.2 \pm 0.4	0.913 $^{+0.017}_{-0.016}$
F ₁	1.6	0.063
F ₂	0.8	0.031
G ₁	1.6	0.063
G ₂	0.8	0.031
H	0.35 \pm 0.10	0.014 $^{+0.004}_{-0.005}$
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.6 \pm 0.2	0.063 \pm 0.008
L	0.8 \pm 0.2	0.031 $^{+0.009}_{-0.008}$
M	0.15 $^{+0.10}_{-0.05}$	0.006 $^{+0.004}_{-0.003}$
N	0.10	0.004
P	3.7	0.146
Q	0.1 \pm 0.1	0.004 \pm 0.004
R	5° \pm 5°	5° \pm 5°
S	4.0 MAX.	0.158 MAX.

S94GJ-80-5BG-3

6. RECOMMENDED SOLDERING CONDITIONS

★

The following conditions must be met when soldering this product.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales office when using other soldering process or under different soldering conditions.

Table 6-1. Surface Mount Type Soldering Conditions (1/2)

(1) μ PD70320L : 84-pin plastic QFJ (1150 × 1150 mils)

μ PD70320L-8 : 84-pin plastic QFJ (1150 × 1150 mils)

Soldering Process	Soldering Conditions	Symbol
VPS	Package peak temperature: 215 °C, Reflow time: 40 seconds or less Number of reflow process: 1 Exposure limit: 2 days ^{Note} (16 hours pre-baking is required at 125 °C afterwards)	VP15-162-1
Partial heating method	Pin temperature: 300 °C or below Flow time: 3 seconds or less (per side of device)	—

Note Exposure limit before soldering after dry-pack package is opened. Storage conditions: 25 °C and relative humidity at 65 % or less.

Table 6-1. Surface Mount Type Soldering Conditions (2/2)

- (2) μ PD70320GJ-5BG : 94-pin plastic QFP (20 × 20 mm)
 μ PD70320GJ-8-5BG : 94-pin plastic QFP (20 × 20 mm)
 μ PD70320GJ(A)-5BG : 94-pin plastic QFP (20 × 20 mm)
 μ PD70320GJ(A)-8-5BG : 94-pin plastic QFP (20 × 20 mm)

U, K specification product

Soldering Process	Soldering Conditions	Symbol
Infrared ray reflow	Package peak temperature: 235 °C, Reflow time: 30 seconds or less Number of reflow process: Max. 2 Exposure limit: 7 days ^{Note} (36 hours pre-baking is required at 125 °C afterwards) <Cautions> (1) Wait for the device temperature to return to normal after the first reflow before starting the second reflow. (2) Do not perform flux cleaning with water after the first reflow.	IR35-367-2
VPS	Package peak temperature: 215 °C, Reflow time: 40 seconds or less Number of reflow process: Max. 2 Exposure limit: 7 days ^{Note} (36 hours pre-baking is required at 125 °C afterwards) <Cautions> (1) Wait for the device temperature to return to normal after the first reflow before starting the second reflow. (2) Do not perform flux cleaning with water after the first reflow.	VP15-367-2
Wave soldering	Package peak temperature: 260 °C, 10 seconds or less Number of reflow process: 1 Pre-heating temperature: 120 °C max. (package surface temperature) Exposure limit: 7 days ^{Note} (36 hours pre-baking is required at 125 °C afterwards)	WS60-367-1
Partial heating method	Pin temperature: 300 °C or below Flow time: 3 seconds or less (per side of device)	—

Note Exposure limit before soldering after dry-pack package is opened. Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Use of more than one soldering process should be avoided (except for partial heating method).