

Hex 2 : 1 Multiplexer with D-F.F.

Description

The CXB1541Q-Y is an ultra high speed monolithic ECL IC, which contains six 2:1 multiplexers followed by D type flip flops. The data select (SEL) input determines which data is enabled. The selected data is transferred to the flip flops output by the positive transition of clock (C1,C2) inputs. The Master Reset (MR) overrides all other control inputs and turns Q outputs to LOW.


Features

- Typical clock rate up to 2.3 GHz
- Differential outputs
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open.
- ECL 100K compatible I/O levels

Pin Names

DnA, DnB	Data inputs
Qn, Qn	Data outputs
SEL	Data select input
Cn	Clock inputs
MR	Direct Master Reset input
Vcc	Circuit ground
VCCA	Circuit ground for outputs
VEE	Negative power supply

Pin Assignment



Truth Table

Select input	Outputs
SEL	Qn
L	DnA
H	DnB

Note : H ; HIGH voltage level
L ; LOW voltage level

DC Characteristics

 $V_{EE} = -4.5V \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-196	-144	-100	mA

AC Characteristics

 $V_{EE} = -4.5V \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit
Propagation delay time	T _{PLH}	Cn	Qn		650	920	1230	ps
	T _{PHL}				670	950	1270	
	T _{PLH}	MR			780	1100	1470	
	T _{PHL}				780	1100	1470	
Gate-to-Gate skew	T _{SG-G}	Cn				100	200	
Set up time	T _s	D, Cn			100			
		SEL, Cn			300			
Hold time	T _h	Cn, D			150			
		Cn, SEL			−50			
Release time	T _R	MR, Cn			340			
Min. Pulse width	T _{PW}	MR			610			
Max. Clock frequency	f _{MAX}	Cn		20% to 80%	1.6	2.3		GHz
Rise time	T _{TLH}					370	520	ps
Fall time	T _{THL}					340	480	

Block Diagram

