

3.5.4 Port 3 (P30~P37)


Port 3 is an 8-bit general-purpose I/O port P3 with fixed I/O function. All bits of the output latch are initialized to "1" by resetting, and "High level" is generated to the output port.

In addition to the I/O port function, P30~P34 have the I/O function for the internal serial interface, while P35~P37 have the external memory control function. The additional functions can be selected by the control register P3CR. All bits of the control register are initialized to "0" by resetting, and the port turns to the general-purpose I/O Ports mode.

However, access of an external memory makes P35~P36 automatically function as the memory control pins (\overline{RD} and \overline{WR}), and access of an internal memory makes them function as general-purpose I/O ports.

When an external memory is accessed, therefore, the output latch registers P35 (\overline{RD}) and P36 (\overline{WR}) should be kept at "1" which is the initial value after the reset.

The P3CR <RDE> of the control register is intended for a pseudostatic RAM. When set to "1", it always functions as an \overline{RD} pin. Therefore the \overline{RD} pin outputs "0" (Enable) when it is an internal memory read and internal I/O read cycle.




190990

Figure 3.5 (6) Port 3

MCU90-40

■ 9097249 0028997 292 ■




230890

Figure 3.5 (7) Register for Ports 3

3.5.5 Port 4 (P40~P43)

Port 4 is a 4-bit port P4 intended only for the output. All bits of the output latch are initialized to "0" by resetting, and "0" is generated to the port.

In addition to the output port function, it works as an address bus (A16~A19). The selection of the address bus function is made by the control register P4CR. The output port or address bus function can be selected for each bit. All bits of the control register are initialized to "0" by resetting, and the port turns to the output mode.



200990

Figure 3.5 (8) Port 4