

Infineon® Power LED Driver

TLD5095EL

DC/DC Boost, Buck-Boost, SEPIC
controller

Datasheet

Rev. 1.1, 2009-12-16

Automotive Power

Table of Contents**Table of Contents**

1	Overview	3
2	Block Diagram	4
3	Pin Configuration	5
3.1	Pin Assignment	5
3.2	Pin Definitions and Functions	5
4	General Product Characteristics	7
4.1	Absolute Maximum Ratings	7
4.2	Functional Range	8
4.3	Thermal Resistance	8
5	Boost Regulator	9
5.1	Description	9
5.2	Electrical Characteristics	10
6	Oscillator and Synchronization	11
6.1	Description	11
6.2	Electrical Characteristics	12
7	Enable and Dimming Function	14
7.1	Description	14
7.2	Electrical Characteristics	15
8	Linear Regulator	17
8.1	Description	17
8.2	Electrical Characteristics	18
9	Protection and Diagnostic Functions	19
9.1	Description	19
9.2	Electrical Characteristics	23
10	Application Information	24
10.1	Further Application Information	28
11	Revision History	29
12	Package Outlines	30


TLD5095EL



1 Overview

Features

- Wide Input Voltage Range from 4.75 V to 45 V
- Constant Current or Constant Voltage Regulation
- Drives LEDs in Boost (B2G), Buck-Boost (B2B) and SEPIC Topology
- Very Low Shutdown Current: IQ< 10 µA
- Flexible Switching Frequency Range, 100 kHz to 500 kHz
- Synchronization with external clock source
- Output Open Circuit Diagnostic Output
- PWM Dimming
- Internal Soft Start
- 300mV High Side Current Sense to ensure highest flexibility and LED current accuracy
- Internal 5 V Low Drop Out Voltage Regulator
- Wide LED current range via simple adaptation of external components
- Available in a small thermally enhanced PG-SSOP-14 (e-Pad) package
- Output Overvoltage Protection
- Over Temperature Shutdown
- Automotive AEC Qualified
- Green Product (RoHS) Compliant



PG-SSOP-14 (e-Pad)

Description

The TLD5095EL is a smart LED boost controller with built in protection and diagnostic features. The main function of this device is to regulate a constant LED current. The constant current regulation is especially beneficial for LED color accuracy and longer lifetime. The controller concept of the TLD5095EL allows a multi-purpose usage such as Boost, Buck-Boost and SEPIC configuration with various load current levels by simply adjusting the external components. The TLD5095EL has a PWM output for dimming a LED load. The diagnostics are communicated on a status output (pin ST) to indicate a fault condition such as an LED open circuit. The switching frequency is adjustable in the range of 100 kHz to 500 kHz and can be synchronized to an external clock source. The TLD5095EL features an enable function reducing the shut-down current consumption to <10 µA. The current mode regulation scheme of this device provides a stable regulation loop maintained by small external compensation components. The integrated soft-start feature limits the current peak as well as voltage overshoot at start-up. This IC is suited for use in the harsh automotive environments and provides protection functions such as output overvoltage protection and overtemperature shutdown.

Applications

- Automotive Exterior Lighting (Brake Light, Tail Light, Fog Light, CHMSL, Daytime Running Light, Position Light, Turn Indicators)
- Automotive Interior Lighting (Reading Light, Dome Light, Display Backlighting)

Type	Package	Marking
TLD5095EL	PG-SSOP-14 (e-Pad)	TLD5095

2 Block Diagram




Figure 1 Block Diagram

3 Pin Configuration

3.1 Pin Assignment




Figure 2 Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	IVCC	Internal LDO Output; Used for internal biasing and gate drive. Bypass with external capacitor. Pin must not left open.
2	SWO	Switch Output; Connect to gate of external boost converter switching MOSFET
3	SGND	Current Sense Ground; Ground return for current sense switch
4	SWCS	Current Sense Input; Detects the peak current through switch
5	PWMO	PWM Dimming Output; Connect to gate of external MOSFET
6	FBH	Voltage Feedback Positive; Non inverting Input (+)
7	FBL	Voltage Feedback Negative; Inverting Input (-)
8	COMP	Compensation Input; Connect R and C network to pin for stability

Pin Configuration

Pin	Symbol	Function
9	OVFB	Output Overvoltage Protection Feedback; Connect to resistive voltage divider to set overvoltage threshold.
10	ST	Status Output; Open drain diagnostic output to indicate fault condition. Connect pull up resistor to pin.
11	FREQ / SYNC	Frequency Select or Synchronization Input; Connect external resistor to GND to set frequency. Or apply external clock signal for synchronization within frequency capture range.
12	GND	Ground; Connect to system ground.
13	EN / PWMI	Enable or PWM Input; Apply logic high signal to enable device or PWM signal for dimming LED.
14	IN	Supply Input; Supply for internal biasing.
EP		Exposed Pad; Connect to external heatspreading Cu area with electrically GND (e.g. inner GND layer of multilayer PCB with thermal vias)

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Absolute Maximum Ratings¹⁾

$T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values		Unit	Conditions
			Min.	Max.		
Voltages						
4.1.1	IN Supply Input	V_{IN}	-0.3	45	V	
4.1.2	EN / PWM Enable or PWM Input	V_{EN}	-40	45	V	
4.1.3	FBH-FBL; Feedback Error Amplifier Differential	$V_{\text{FBH}} - V_{\text{FBL}}$	-5.5	5.5	V	
4.1.4	FBH; Feedback Error Amplifier Positive Input	V_{FBH}	-0.3	45	V	
4.1.5	FBL Feedback Error Amplifier Negative Input	V_{FBL}	-0.3	45	V	
4.1.6	OVFB	V_{OVP}	-0.3	5.5	V	
4.1.7	Over Voltage Feedback Input		-0.3	6.2	V	$t < 10\text{s}$
4.1.8	SWCS	V_{SWCS}	-0.3	5.5	V	
4.1.9	Switch Current Sense Input		-0.3	6.2	V	$t < 10\text{s}$
4.1.10	SWO	V_{SWO}	-0.3	5.5	V	
4.1.11	Switch Gate Drive Output		-0.3	6.2	V	$t < 10\text{s}$
4.1.12	SGND Current Sense Switch GND	V_{SGND}	-0.3	0.3	V	
4.1.13	COMP	V_{COMP}	-0.3	5.5	V	
4.1.14	Compensation Input		-0.3	6.2	V	$t < 10\text{s}$
4.1.15	FREQ / SYNC; Frequency and	$V_{\text{FREQ} / \text{SYNC}}$	-0.3	5.5	V	
4.1.16	Synchronization Input		-0.3	6.2	V	$t < 10\text{s}$
4.1.17	PWMO	V_{PWMO}	-0.3	5.5	V	
4.1.18	PWM Dimming Output		-0.3	6.2	V	$t < 10\text{s}$
4.1.19	ST	V_{ST}	-0.3	45	V	
4.1.20	Diagnostic Status Output	I_{ST}	-5	5	mA	
4.1.21	IVCC	V_{IVCC}	-0.3	5.5	V	
4.1.22	Internal Linear Voltage Regulator Output		-0.3	6.2	V	$t < 10\text{s}$
Temperatures						
4.1.23	Junction Temperature	T_j	-40	150	°C	-
4.1.24	Storage Temperature	T_{stg}	-55	150	°C	-
ESD Susceptibility						
4.1.25	ESD Resistivity to GND	$V_{\text{ESD,HBM}}$	-2	2	kV	HBM ²⁾

General Product Characteristics

Absolute Maximum Ratings¹⁾

$T_j = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values		Unit	Conditions
			Min.	Max.		
4.1.26	ESD Resistivity to GND	$V_{\text{ESD,CDM}}$	-500	500	V	CDM ³⁾
4.1.27	ESD Resistivity Pin 1, 7, 8, 14 (corner pins) to GND	$V_{\text{ESD,CDM,C}}$	-750	750	V	CDM ³⁾

- 1) Not subject to production test, specified by design.
- 2) ESD susceptibility, Human Body Model "HBM" according to EIA/JESD 22-A114B
- 3) ESD susceptibility, Charged Device Model "CDM" EIA/JESD22-C101 or ESDA STM5.3.1

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

4.2 Functional Range

Pos.	Parameter	Symbol	Limit Values		Unit	Conditions
			Min.	Max.		
4.2.1	Supply Voltage Input	V_{IN}	4.75	45	V	$V_{\text{IVCC}} > V_{\text{IVCC,RTH,d}}$
4.2.2	Feedback Voltage Input	V_{FBH} ; V_{FBL}	4.5	45	V	—
4.2.3	Junction Temperature	T_j	-40	150	°C	—

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
4.3.1	Junction to Case ^{1) 2)}	R_{thJC}	—	—	10	K/W	
4.3.2	Junction to Ambient ^{1) 3)}	R_{thJA}	—	47	—	K/W	2s2p
4.3.3		R_{thJA}	—	54	—	K/W	1s0p + 600 mm ²
4.3.4		R_{thJA}	—	64	—	K/W	1s0p + 300 mm ²

- 1) Not subject to production test, specified by design.
- 2) Specified R_{thJC} value is simulated at natural convection on a cold plate setup (all pins and exposed pad are fixed to ambient temperature). $T_a=25^{\circ}\text{C}$, IC is dissipating 1W.
- 3) Specified R_{thJA} value is according to JEDEC 2s2p (JESD 51-7) + (JESD 51-5) and JEDEC 1s0p (JESD 51-3) + heatsink area at natural convection on FR4 board; The device was simulated on a 76.2 x 114.3 x 1.5mm board. The 2s2p board has 2 outer copper layers (2 x 70 μm Cu) and 2 inner copper layers (2 x 35 μm Cu), A thermal via (diameter = 0.3mm and 25 μm plating) array was applied under the exposed pad and connected the first outer layer (top) to the first inner layer and second outer layer (bottom) of the JEDEC PCB. $T_a=25^{\circ}\text{C}$, IC is dissipating 1W.

5 Boost Regulator

5.1 Description

The TLD5095 regulator is suitable for boost, buck-boost and SEPIC configurations. The constant output current is especially useful for light emitting diode (LED) applications. The boost regulator function is implemented by a pulse width modulated (PWM) current mode controller.

The PWM current mode controller uses the peak current through the external power switch and error in the output current to determine the appropriate pulse width duty cycle (on time) for constant output current. The current mode controller it provides a PWM signal to an internal gate driver which then outputs the same PWM signal to external n-channel enhancement mode metal oxide field effect transistor (MOSFET) power switch.

The current mode controller also has built-in slope compensation to prevent sub-harmonic oscillations which is a characteristic of current mode controllers operating at high duty cycles (>50% duty).

An additional built-in feature is an integrated soft start that limits the current through the inductor and external power switch during initialization. The soft start function gradually increases the inductor and switch current over 1 ms (typical) to minimize potential overvoltage at the output.




Figure 3 Boost Regulator Block Diagram

5.2 Electrical Characteristics

$V_{IN} = 6V$ to $40V$; $4.5V \leq V_{FBH} \leq 40V$, $4.5V \leq V_{FBL} \leq 40V$, $T_j = -40$ °C to $+150$ °C, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		

Boost Regulator:

5.2.1	Feedback Reference Voltage	V_{REF}	0.28	0.30	0.32	V	$V_{IN} = 19$ V; $V_{REF} = V_{FBH} - V_{FBL}$
5.2.2	Voltage Line Regulation	$\Delta V_{REF} / \Delta V_{IN}$	–	–	0.15	%/V	$V_{IN} = 6$ to 19 V; $V_{BO} = 30$ V; $I_{BO} = 500$ mA Figure 21
5.2.3	Voltage Load Regulation	$\Delta V_{REF} / \Delta I_{BO}$	–	–	5	%/A	$V_{IN} = 6$ V; $V_{BO} = 30$ V; $I_{BO} = 100$ to 500 mA Figure 21
5.2.4	Switch Peak Over Current Threshold	V_{SWCS}	130	150	170	mV	$V_{IN} = 6$ V $V_{FBH} = V_{FBL} = 5$ V $V_{COMP} = 3.5$ V
5.2.5	Maximum Duty Cycle	$D_{MAX,fixed}$	90	93	95	%	Fixed frequency mode
5.2.6	Maximum Duty Cycle	$D_{MAX,sync}$	88	–	–	%	Synchronization mode
5.2.7	Soft Start Ramp	t_{SS}	350	1000	1500	μs	V_{FB} rising from 5% to 95% of V_{FB} , typ.
5.2.8	Feedback Input Current	I_{FBx}	-10	-50	-100	μA	$V_{FBH} - V_{FBL} = 0.3$ V
5.2.9	Switch Current Sense Input Current	I_{SWCS}	10	50	100	μA	$V_{SWCS} = 150$ mV
5.2.10	Input Undervoltage Shutdown	$V_{IN,off}$	3.75	–	–	V	V_{IN} decreasing
5.2.11	Input Voltage Startup	$V_{IN,on}$	–	–	4.75	V	V_{IN} increasing

Gate Driver for Boost Switch

5.2.12	Gate Driver Peak Sourcing Current ¹⁾	$I_{SWO,SRC}$	–	380	–	mA	$V_{SWO} = 3.5$ V
5.2.13	Gate Driver Peak Sinking Current ¹⁾	$I_{SWO,SNK}$	–	550	–	mA	$V_{SWO} = 1.5$ V
5.2.14	Gate Driver Output Rise Time	$t_{R,SWO}$	–	30	60	ns	$C_{L,SWO} = 3.3$ nF; $V_{SWO} = 1$ V to 4 V
5.2.15	Gate Driver Output Fall Time	$t_{F,SWO}$	–	20	40	ns	$C_{L,SWO} = 3.3$ nF; $V_{SWO} = 1$ V to 4 V
5.2.16	Gate Driver Output Voltage ¹⁾	V_{SWO}	4.5	–	5.5	V	$C_{L,SWO} = 3.3$ nF;

1) Not subject to production test, specified by design

6 Oscillator and Synchronization

6.1 Description

R_OSC vs. switching frequency

The internal oscillator is used to determine the switching frequency of the boost regulator. The switching frequency can be selected from 100 kHz to 500 kHz with an external resistor to GND. To set the switching frequency with an external resistor the following formula can be applied.

$$R_{FREQ} = \frac{1}{(141 \times 10^{-12} \left[\frac{s}{\Omega} \right]) \times (f_{FREQ} \left[\frac{1}{s} \right])} - (3.5 \times 10^3 [\Omega]) [\Omega]$$

In addition, the oscillator is capable of changing from the frequency set by the external resistor to a synchronized frequency from an external clock source. If an external clock source is provided on the pin FREQ/SYNC, then the internal oscillator synchronizes to this external clock frequency and the boost regulator switches at the synchronized frequency. The synchronization frequency capture range is 250 kHz to 500 kHz.




Figure 4 Oscillator and Synchronization Block Diagram and Simplified Application Circuit




Figure 5 Synchronization Timing Diagram

6.2 Electrical Characteristics

V_{IN} = 6V to 40V; $4.5V \leq V_{FBH} \leq 40V$, $4.5V \leq V_{FBL} \leq 40V$, $T_j = -40$ °C to +150 °C, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		

Oscillator:

6.2.1	Oscillator Frequency	f_{FREQ}	250	300	350	kHz	$R_{FREQ} = 20k\Omega$
6.2.2	Oscillator Frequency Adjustment Range	f_{FREQ}	100	—	500	kHz	17% internal tolerance + external resistor tolerance
6.2.3	FREQ / SYNC Supply Current	I_{FREQ}	—	—	-700	μA	$V_{FREQ} = 0$ V
6.2.4	Frequency Voltage	V_{FREQ}	1.16	1.24	1.32	V	$f_{FREQ} = 100$ kHz


Synchronization

6.2.5	Synchronization Frequency Capture Range	f_{SYNC}	250	—	500	kHz	—
6.2.6	Synchronization Signal High Logic Level Valid	$V_{SYNC,H}$	3.0	—	—	V	1)
6.2.7	Synchronization Signal Low Logic Level Valid	$V_{SYNC,L}$	—	—	0.8	V	1)
6.2.8	Synchronization Signal Logic High Pulse Width	$t_{SYNC,PWH}$	200	—	—	ns	1)

1) Synchronization of external PWM ON signal to falling edge

Typical Performance Characteristics of Oscillator

**Switching Frequency f_{SW} versus
Frequency Select Resistor to GND $R_{FREQ/SYNC}$**



7 Enable and Dimming Function

7.1 Description

The enable function powers on or off the device. A valid logic low signal on enable pin EN/PWMI powers off the device and current consumption is less than 10 µA. A valid logic high enable signal on enable pin EN/PWMI powers on the device. The enable function features an integrated pull down resistor which ensures that the IC is shut down and the power switch is off in case the enable pin EN is left open.

In addition to the enable function described above, the EN/PWMI pin detects a pulse width modulated (PWM) input signal that is fed through to an internal gate driver. The internal gate driver outputs the same PWM signal on the PWMO pin to an external n-channel enhancement mode MOSFET for PWM dimming an LED load. PWM dimming an LED is a commonly practiced dimming method to prevent color shift in an LED light source. Moreover the PWM output function may also be used for to drive other types of loads besides LED.

The enable and PWM input function share the same pin. Therefore a valid logic low signal at the EN/PWMI pin needs to differentiate between an enable power off signal or an PWM low signal. The device differentiates between an enable off command and PWM dimming signal by requiring the signal at the EN/PWMI pin to stay low for a minimum of 8 ms.




Figure 6 Block Diagram and Simplified Application Circuit Enable and LED Dimming

Enable and Dimming Function




Figure 7 Timing Diagram Enable and LED Dimming

7.2 Electrical Characteristics

$V_{IN} = 6V$ to $40V$; $4.5V \leq V_{FBH} \leq 40V$, $4.5V \leq V_{FBL} \leq 40V$, $T_j = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		

Enable/PWM Input:

7.2.1	Enable/PWMI Turn On Threshold	$V_{EN/PWMI,ON}$	3.0	—	—	V	—
7.2.2	Enable/PWMI Turn Off Threshold	$V_{EN/PWMI,OFF}$	—	—	0.8	V	—
7.2.3	Enable/PWMI Hysteresis	$V_{EN/PWMI,HYS}$	50	200	400	mV	—

Enable and Dimming Function

$V_{IN} = 6V$ to $40V$; $4.5V \leq V_{FBH} \leq 40V$, $4.5V \leq V_{FBL} \leq 40V$, $T_j = -40$ °C to $+150$ °C, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
7.2.4	Enable/PWMI High Input Current	$I_{EN/PWMI,H}$	—	—	30	μA	$V_{EN/PWMI} = 16.0$ V
7.2.5	Enable/PWMI Low Input Current	$I_{EN/PWMI,L}$	—	0.1	1	μA	$V_{EN/PWMI} = 0.5$ V
7.2.6	Enable Turn Off Delay Time	$t_{EN,OFF,DEL}$	8	10	12	ms	—
7.2.7	PWMI Min Duty Time	$t_{PWMI,H}$	4	—	—	μs	
7.2.8	Enable Startup Time	$t_{EN,START}$	100	—	—	μs	

Gate Driver for Dimming Switch:

7.2.9	PWMO Gate Driver Peak Sourcing Current ¹⁾	$I_{PWMO,SRC}$	—	230	—	mA	$V_{PWMO} = 3.5$ V
7.2.10	PWMO Gate Driver Peak Sinking Current ¹⁾	$I_{PWMO,SNK}$	—	370	—	mA	$V_{PWMO} = 1.5$ V
7.2.11	PWMO Gate Driver Output Rise Time	$t_{R,PWMO}$	—	50	100	ns	$C_{L,PWMO} = 3.3nF$; $V_{PWMO} = 1V$ to $4V$
7.2.12	PWMO Gate Driver Output Fall Time	$t_{F,PWMO}$	—	30	60	ns	$C_{L,PWMO} = 3.3nF$; $V_{PWMO} = 1V$ to $4V$
7.2.13	PWMO Gate Driver Output Voltage	V_{PWMO}	4.5	—	5.5	V	$C_{L,PWMO} = 3.3nF$;

Current Consumption

7.2.14	Current Consumption, Shutdown Mode	I_{q_off}	—	—	10	μA	$V_{EN/PWMI} = 0.8$ V; $T_j \leq 105$ C; $V_{IN} = 16$ V
7.2.15	Current Consumption, Active Mode ²⁾	I_{q_on}	—	—	7	mA	$V_{EN/PWMI} \geq 4.75$ V; $I_{BO} = 0$ mA; $V_{IN} = 16$ V $V_{SWO} = 0\%$ Duty

1) Not subject to production test, specified by design

2) Dependency on switching frequency and gate charge of boost and dimming switch.

8 Linear Regulator

8.1 Description

The internal linear voltage regulator supplies the internal gate drivers with a typical voltage of 5 V and current up to 50 mA. An external output capacitor with low ESR is required on pin IVCC for stability and buffering transient load currents. During normal operation the external boost and dimming MOSFET switches will draw transient currents from the linear regulator and its output capacitor. Proper sizing of the output capacitor must be considered to supply sufficient peak current to the gate of the external MOSFET switches.

Integrated undervoltage protection for the external switching MOSFET:

An integrated undervoltage reset threshold circuit monitors the linear regulator output voltage (V_{IVCC}) and resets the device in case the output voltage falls below the IVCC undervoltage reset switch OFF threshold ($V_{IVCC,RTH,d}$). The undervoltage reset threshold for the IVCC pin helps to protect the external switches from excessive power dissipation by ensuring the gate drive voltage is sufficient to enhance the gate of an external logic level n-channel MOSFET.




Figure 8 Voltage Regulator Block Diagram and Simplified Application Circuit

8.2 Electrical Characteristics

V_{IN} = 6V to 40V; $4.5V \leq V_{FBH} \leq 40V$, $4.5V \leq V_{FBL} \leq 40V$, $T_j = -40$ °C to +150 °C, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
8.2.1	Output Voltage	V_{IVCC}	4.6	5	5.4	V	$6V \leq V_{IN} \leq 45V$ $0.1mA \leq I_{IVCC} \leq 50mA$
8.2.2	Output Current Limitation	I_{LIM}	51		90	mA	$V_{IN} = 13.5V$ $V_{IVCC} = 4.5V$
8.2.3	Drop out Voltage	V_{DR}			1.4	V	$I_{IVCC} = 50mA$ ¹⁾
8.2.4	Output Capacitor	C_{IVCC}	0.47		—	μF	²⁾
8.2.5	Output Capacitor ESR	$R_{IVCC,ESR}$			0.5	Ω	$f = 10kHz$
8.2.6	Undervoltage Reset Headroom	$V_{IVCC,HDRM}$	100	—	—	mV	V_{IVCC} decreasing $V_{IVCC} - V_{IVCC,RTH,d}$
8.2.7	Undervoltage Reset Threshold	$V_{IVCC,RTH,d}$	4.0	—	—	V	V_{IVCC} decreasing
8.2.8	Undervoltage Reset Threshold	$V_{IVCC,RTH,i}$	—	—	4.5	V	V_{IVCC} increasing

1) Measured when the output voltage V_{CC} has dropped 100 mV from its nominal value.

2) Minimum value given is needed for regulator stability; application might need higher capacitance than the minimum.

9 Protection and Diagnostic Functions

9.1 Description

The TLD5095EL has integrated circuits to diagnose and protect against output overvoltage, open load, open feedback and overtemperature faults. In case any of the four fault conditions occur the Status output ST will output an active logic low signal to communicate that a fault has occurred. During an overvoltage or open load condition the gate driver outputs SWO and PWMO will turn off. [Figure 11](#) illustrates the various open load and open feedback conditions. In the event of an overtemperature condition ([Figure 14](#)) the integrated thermal shutdown function turns off the gate drivers and internal linear voltage regulator. The typical junction shutdown temperature is 175°C. After cooling down the IC will automatically restart operation. Thermal shutdown is an integrated protection function designed to prevent immediate IC destruction and is not intended for continuous use in normal operation.




Figure 9 Protection and Diagnostic Function Block Diagram

Input		Output			
Condition	Level*	ST	SWO	PWMO	IVCC
Overvoltage	False	H	Sw*	H or Sw*	Active
	True	L	L	L	Active
Open Load	False	H	Sw*	H or Sw*	Active
	True	L	L	L	Active
Open Feedback	False	H	Sw*	H or Sw*	Active
	True	L	L	L	Active
Overtemperature	False	H	Sw*	H or Sw*	Active
	True	L	L	L	Shutdown

*Note:

Sw = Switching

False = Condition does not exist

True = Condition does exist

Pro_Diag_TT.vsd

Figure 10 Status Output Truth Table




Figure 11 Open Load and Open Feedback Conditions




Figure 12 Overvoltage Protection description

Status Output Timing Diagram




Figure 13 Status Output Timing Diagram




Figure 14 Device overtemperature protection behavior

9.2 Electrical Characteristics

$V_{IN} = 6V$ to $40V$; $4.5V \leq V_{FBH} \leq 40V$, $4.5V \leq V_{FBL} \leq 40V$, $T_j = -40$ °C to $+150$ °C, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		

Status Output:

9.2.1	Status Output Voltage Low	$V_{ST,LOW}$	–	–	0.4	V	$I_{ST} = 1mA$
9.2.2	Status Sink Current Limit	$I_{ST,MAX}$	2	–	–	mA	$V_{ST} = 1V$
9.2.3	Status Output Current	$I_{ST,HIGH}$	–	–	1	μA	$V_{ST} = 5V$
9.2.4	Status Delay Time	t_{SD}	8	10	12	ms	–

Temperature Protection:

9.2.5	Over Temperature Shutdown	$T_{j,SD}$	160	175	190	°C	–
9.2.6	Over Temperature Shutdown Hystereses	$T_{j,SD,HYST}$	–	15	–	°C	–

Overvoltage Protection:

9.2.7	Output Over Voltage Feedback Threshold Increasing	$V_{OVFB,TH}$	1.21	1.25	1.29	V	–
9.2.8	Output Over Voltage Feedback Hysteresis	$V_{OVFB,HYS}$	50	–	150	mV	Output Voltage decreasing
9.2.9	Over Voltage Reaction Time	t_{OVPRR}	2	–	10	μs	Output Voltage decreasing
9.2.10	Over Voltage Feedback Input Current	I_{OVFB}	-1	0.1	1	μA	$V_{OVFB} = 1.25 V$

Open Load and Open Feedback Diagnostics

9.2.11	Open Load/Feedback Threshold	$V_{REF,1,3}$	-100	–	-20	mV	$V_{REF} = V_{FBH} - V_{FBL}$ Open Circuit 1 or 3
9.2.12	Open Feedback Threshold	$V_{REF,2}$	0.5	–	1	V	$V_{REF} = V_{FBH} - V_{FBL}$ Open Circuit 2

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

10 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.





Figure 15 LED Low Side Return Application Circuit (Boost to GND, B2G)

Reference Designator	Value	Manufacturer	Part Number	Type	Quantity
D _{1 - 10}	White	Osram	LW W5SM	LED	10
D _{BO}	Schottky, 3 A, 100 V _R	Vishay	SS3H10	Diode	1
C _{IN} , C _{BO}	100 μ F, 50V	Panasonic	EEEFK1H101GP	Capacitor	2
C _{COMP}	10 nF	EPCOS	X7R	Capacitor	1
C _{IVCC}	1uF , 6.3V	EPCOS	MLCC CCNPZC105KBW X7R	Capacitor	1
IC ₁	--	Infineon	TLD5095	IC	1
IC ₂	--	Infineon	XC866	IC	1
L _{BO}	100 μ H	Coilcraft	MSS1278T-104ML_	Inductor	1
R _{COMP}	10 k Ω , 1%	Panasonic	ERJ3EKF1002V	Resistor	1
R _{FB}	820 m Ω , 1%	Panasonic	ERJ14BQFR82U	Resistor	1
R _{FREQ} , R _{ST}	20 k Ω , 1%	Panasonic	ERJ3EKF2002V	Resistor	2
R _{OVH}	33.2 k Ω , 1%	Panasonic	ERJ3EKF3322V	Resistor	1
R _{OVL}	1 k Ω , 1%	Panasonic	ERJ3EKF1001V	Resistor	1
R _{CS}	50 m Ω , 1%	Panasonic	ERJB1CFR05U	Resistor	1
T _{DIM} , T _{SW}	Dual N-ch enh.	Infineon	IPG15N06S3L-45	Transistor	1
	alternativ: 100V N-ch, 35A	Infineon	IPD35N10S3L-26	Transistor	2
	alternativ : 60V N-ch, 2.6A	Infineon	BSP318S	Transistor	2

Figure 16 Bill of Materials for LED Low Side Return Application Circuit


Figure 17 SEPIC Application Circuit

Reference Designator	Value	Manufacturer	Part Number	Type	Quantity
D_{1-10}	White	Osram	LW W5SM	LED	10
D_{BO}	Schottky, 3 A, 100 V _R	Vishay	SS3H10	Diode	1
C_{SEPIC}	3.3 μ F, 20V	EPCOS	X7R, Low ESR	Capacitor	1
C_{IN}, C_{BO}	100 μ F, 50V	Panasonic	EEEFK1H101GP	Capacitor	2
C_{COMP}	10 nF	EPCOS	X7R	Capacitor	1
C_{IVCC}	1uF , 6.3V	EPCOS	MLCC CCNPZC105KBW X7R	Capacitor	1
IC_1	--	Infineon	TLD5095	IC	1
IC_2	--	Infineon	XC866	IC	1
L_1, L_2	22 μ H	Coilcraft	MSS1278T-223ML	Inductor	2
	alternativ: coupled inductor	Coilcraft	MSD1278-223MLD	Inductor	1
R_{COMP}, R_{POL}	10 k Ω , 1%	Panasonic	ERJ3EKF1002V	Resistor	2
D_{POL}	80V Diode	Infineon	BAS1603W	Diode	1
R_{FB}	820 m Ω , 1%	Panasonic	ERJ14BQFR82U	Resistor	1
R_{FREQ}, R_{ST}	20 k Ω , 1%	Panasonic	ERJ3EKF2002V	Resistor	2
R_{OVH}	33.2 k Ω , 1%	Panasonic	ERJ3EKF3322V	Resistor	1
R_{OVL}	1 k Ω , 1%	Panasonic	ERJ3EKF1001V	Resistor	1
R_{CS}	50 m Ω , 1%	Panasonic	ERJB1CFR05U	Resistor	1
T_{DIM}, T_{SW}	Dual N-ch enh.	Infineon	IPG15N06S3L-45	Transistor	1
	alternativ: 100V N-ch, 35A	Infineon	IPD35N10S3L-26	Transistor	2
	alternativ: 60V N-ch, 2.6A	Infineon	BSP318S	Transistor	2

Figure 18 Bill of Materials for SEPIC Application Circuit





Figure 19 LED High Side Return Application Circuit (Boost to Vbatt, B2B)

Reference Designator	Value	Manufacturer	Part Number	Type	Quantity
D ₁₋₁₀	White	Osram	LW W5AP	Diode	10
D _{B0}	Schottky, 3 A, 100 V _R	Vishay	SS3H10	Diode	1
D _Z	5V Zener Diode	--	--	Diode	1
C _{B0}	100 uF, 80V	Panasonic	EEVFK1K101Q	Capacitor	1
C _{IN}	100 uF, 50V	Panasonic	EEEFK1H101GP	Capacitor	1
C _{COMP}	10 nF	EPCOS	X7R	Capacitor	1
C _{IVCC}	1 uF, 6.3V	EPCOS	MLCC CCNPZC105KBW X7R	Capacitor	1
IC ₁	--	Infineon	TLD5095	IC	1
IC ₂	--	Infineon	XC866	IC	1
L _{B0}	100 uH	Coilcraft	MSS1278T-104ML_	Inductor	1
R _{COMP} , R _{DIM1} , R _{DIM2}	10 kΩ, 1%	Panasonic	ERJ3EKF1002V	Resistor	3
R _{FREQ} , R _{ST}	820 mΩ, 1%	Panasonic	ERJ14BQFR82U	Resistor	1
R _{OVH}	20 kΩ, 1%	Panasonic	ERJ3EKF2002V	Resistor	2
R _{OWL}	33.2 kΩ, 1%	Panasonic	ERJP06F5102V	Resistor	1
R _{CS}	1 kΩ, 1%	Panasonic	ERJB1CFR05U	Resistor	1
T _{DIM1} , T _{DIM2}	60V Dual N-ch (3.1A) and P-ch. enh. (2A) alternativ: 100V N-ch (0.37A), alternativ: 60V P-ch (1.9A)	Infineon	BSO615CG BSP123 BSP171P	Transistor	1 1 1
T _{SW}	N-ch, OptiMOS-T2 100V, 35A alternativ: 60V N-ch, 30A alternativ: 60V N-ch, 2.6A	Infineon	IPD35N10S3L-26 IPD30N06S4L-23 BSP318S	Transistor	1 1 1

Figure 20 Bill of Materials for LED High Side Return Application Circuit


Figure 21 Boost Voltage Application Circuit

Reference Designator	Value	Manufacturer	Part Number	Type	Quantity
D ₁₋₁₀	White	Osram	LW W5AP	Diode	10
D _{BO}	Schottky, 3 A, 100 V _R	Vishay	SS3H10	Diode	1
C _{BO}	100 μ F, 80V	Panasonic	EEVFK1K101Q	Capacitor	1
C _{IN}	100 μ F, 50V	Panasonic	EEEFK1H101GP	Capacitor	1
C _{COMP}	10 nF	EPCOS	X7R	Capacitor	1
C _{IVCC}	1 μ F, 6.3V	EPCOS	MLCC CCNPZC105KBW X7R	Capacitor	1
IC ₁	--	Infineon	TLD5095	IC	1
IC ₂	--	Infineon	XC866	IC	1
L _{BO}	100 μ H	Coilcraft	MSS1278T-104ML_-	Inductor	1
R _{COMP}	10 k Ω , 1%	Panasonic	ERJ3EKF1002V	Resistor	1
R _{FB1} , R _{FB3}	51 k Ω , 1%	Panasonic	ERJ3EKF5102V	Resistor	1
R _{FB2}	1 k Ω , 1%	Panasonic	ERJ3EKF1001V	Resistor	1
R _{FREQ} , R _{ST}	20 k Ω , 1%	Panasonic	ERJ3EKF2002V	Resistor	2
R _{OVH}	33.2 k Ω , 1%	Panasonic	ERJ3EKF3322V	Resistor	1
R _{OVL}	1 k Ω , 1%	Panasonic	ERJ3EKF1001V	Resistor	1
R _{CS}	50 m Ω , 1%	Panasonic	ERJB1CFR05U	Resistor	1
T _{SW}	N-ch, OptiMOS-T2 100V	Infineon	IPD35N10S3L-26	Transistor	1

Figure 22 Bill of Materials for Boost Voltage Application Circuit

Note: The application drawings and corresponding bill of materials are simplified examples. Optimization of the external components must be done accordingly to specific application requirements.

10.1 Further Application Information

In fixed frequency mode where an external resistor configures the switching frequency the minimum boost inductor is given by the formula in **Figure 23**.

- L_{MIN} = Minimum Inductance Required During Fixed Frequency Operation
- V_{BO} = Boost Output Voltage
- R_{CS} = Current Sense Resistor
- f_{FREQ} = Switching Frequency

$$L_{MIN} \geq \frac{V_{BO}[V] \times R_{CS}[\Omega]}{106 \times 10^{-3}[V] \times f_{FREQ}[Hz]}$$

Figure 23 Minimum Inductance Required During Fixed Frequency Operation (B2G configuration)

In synchronization mode where an external clock source configures the switching frequency the minimum boost inductor is given by the formula in **Figure 24**.

- L_{SYNC} = Minimum Inductance Required During Synchronization Operation
- V_{BO} = Boost Output Voltage
- R_{CS} = Current Sense Resistor

$$L_{SYNC} \geq \frac{V_{BO}[V] \times R_{CS}[\Omega]}{106 \times 10^{-3}[V] \times 250kHz}$$

Figure 24 Minimum Inductance Required During Synchronization Operation (B2G configuration)

- For further information you may contact <http://www.infineon.com/>

11 Revision History

Revision	Date	Changes
1.1	2009-12-16	<ul style="list-style-type: none">• Cover sheet updated• Package naming updated• Figure 2 updated• Exposed Pad pin description updated
1.0	2009-11-30	Initial Datasheet

12 Package Outlines




Figure 25 PG-SSOP-14

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further package information, please visit our website:
<http://www.infineon.com/packages>.

Dimensions in mm

Edition 2009-12-16

Published by
Infineon Technologies AG
81726 Munich, Germany

© 2009 Infineon Technologies AG
All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.