ANALOG DEVICES

+5 Volt, Parallel Input Complete 12-Bit DAC

DAC-8562

FEATURES
Complete 12-Bit DAC
No External Components
Single +5 Volt Operation
1 mV/Bit with 4.095 V Full Scale
True Voltage Output, ±5 mA Drive
Very Low Power −3 mW

APPLICATIONS
Digitally Controlled Calibration
Servo Controls
Process Control Equipment
PC Peripherals

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The DAC-8562 is a complete, parallel input, 12-bit, voltage output DAC designed to operate from a single +5 volt supply. Built using a CBCMOS process, these monolithic DACs offer the user low cost, and ease-of-use in +5 volt only systems.

Included on the chip, in addition to the DAC, is a rail-to-rail amplifier, latch and reference. The reference (REFOUT) is trimmed to 2.5 volts, and the on-chip amplifier gains up the DAC output to 4.095 volts full scale. The user needs only supply a +5 volt supply.

The DAC-8562 is coded straight binary. The op amp output swings from 0 to +4.095 volts for a one millivolt per bit resolution, and is capable of driving ±5 mA. Built using low temperature-coefficient silicon-chrome thin-film resistors, excellent linearity error over temperature has been achieved as shown below in the linearity error versus digital input code plot.

Digital interface is parallel and high speed to interface to the fastest processors without wait states. The interface is very simple requiring only a single CE signal. An asynchronous CLR input sets the output to zero scale.

The DAC-8562 is available in three different 20-pin packages; plastic DIP, cerdip and SOIC-20. Each part is fully specified for operation over −40°C to +85°C, and the full +5 V ± 5% power supply range.

For MIL-STD-883 applications, contact your local ADI sales office for the DAC-8562/883 data sheet which specifies operation over the −55°C to +125°C temperature range.


Figure 1. Linearity Error vs. Digital Input Code Plot

REV. 0

DAC-8562—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (@ V_{DD} = +5.0 V ± 5%, R_L = No Load, −40°C ≤ T_A ≤ +85°C, unless otherwise noted.)

Parameter	Symbol	Condition	Min	Typ	Max	Units
STATIC PERFORMANCE						
Resolution	N	Note 2	12			Bits
Relative Accuracy	INL	E Grade	−1/2	±1/4	+1/2	LSB
		F Grade	−1	±3/4	+1	LSB
Differential Nonlinearity	DNL	No Missing Codes	−1	±3/4	+1	LSB
Zero-Scale Error	V_{ZSE}	Data = 000$_H$		+1/2	+3	LSB
Full-Scale Voltage	V_{FS}	Data = FFF$_H$[3]				
		E Grade	4.087	4.095	4.103	V
		F Grade	4.079	4.095	4.111	V
Full-Scale Tempco	TCV_{FS}	Notes 3, 4		±16		ppm/°C
ANALOG OUTPUT						
Output Current	I_{OUT}	Data = 800$_H$	±5	±7		mA
Load Regulation at Half Scale	LD_{REG}	R_L = 402 Ω to ∞, Data = 800$_H$		1	3	LSB
Capacitive Load	C_L	No Oscillation[4]		500		pF
REFERENCE OUTPUT						
Output Voltage	V_{REF}		2.484	2.500	2.516	V
Output Source Current	I_{REF}	Note 5	5	7		mA
Line Rejection	LN_{REJ}				0.08	%/V
Load Regulation	LD_{REG}	I_{REF} = 0 to 5 mA			0.1	%/mA
LOGIC INPUTS						
Logic Input Low Voltage	V_{IL}				0.8	V
Logic Input High Voltage	V_{IH}		2.4			V
Input Leakage Current	I_{IL}				10	μA
Input Capacitance	C_{IL}	Note 4			10	pF
INTERFACE TIMING SPECIFICATIONS[1, 4]						
Chip Enable Pulse Width	t_{CEW}		30			ns
Data Setup	t_{DS}		30			ns
Data Hold	t_{DH}		10			ns
Clear Pulse Width	t_{CLRW}		20			ns
AC CHARACTERISTICS[4]						
Voltage Output Settling Time[6]	t_S	To ±1 LSB of Final Value		16		μs
Digital Feedthrough				35		nV sec
SUPPLY CHARACTERISTICS						
Positive Supply Current	I_{DD}	V_{IH} = 2.4 V, V_{IL} = 0.8 V		3	6	mA
		V_{IL} = 0 V, V_{DD} = +5 V		0.6	1	mA
Power Dissipation	P_{DISS}	V_{IH} = 2.4 V, V_{IL} = 0.8 V		15	30	mW
		V_{IL} = 0 V, V_{DD} = +5 V		3	5	mW
Power Supply Sensitivity	PSS	ΔV_{DD} = ±5%		0.002	0.004	%/%

NOTES
[1]All input control signals are specified with $t_r = t_f$ = 5 ns (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.
[2]1 LSB=1 mV for 0 to +4.095 V output range.
[3]Includes internal voltage reference error.
[4]These parameters are guaranteed by design and not subject to production testing.
[5]Very little sink current is available at the REFOUT pin. Use external buffer if setting up a virtual ground.
[6]The settling time specification does not apply for negative going transitions within the last 6 LSBs of ground. Some devices exhibit double the typical settling time in this 6 LSB region.
Specifications subject to change without notice.

REV. 0

DAC-8562

WAFER TEST LIMITS (@ V_{DD} = +5.0 V ± 5%, R_L = No Load, T_A = +25°C, applies to part number DAC8562GBC only, unless otherwise noted.)

Parameter	Symbol	Condition	Min	Typ	Max	Units
STATIC PERFORMANCE						
Relative Accuracy	INL		−1	±3/4	+1	LSB
Differential Nonlinearity	DNL	No Missing Codes	−1	±3/4	+1	LSB
Zero-Scale Error	V_{ZSE}	Data = 000$_H$		+1/2	+3	LSB
Full-Scale Voltage	V_{FS}	Data = FFF$_H$	4.085	4.095	4.105	V
Reference Output Voltage	V_{REF}		2.490	2.500	2.510	V
LOGIC INPUTS						
Logic Input Low Voltage	V_{IL}				0.8	V
Logic Input High Voltage	V_{IH}		2.4			V
Input Leakage Current	I_{IL}				10	μA
SUPPLY CHARACTERISTICS						
Positive Supply Current	I_{DD}	V_{IH} = 2.4 V, V_{IL} = 0.8 V		3	6	mA
		V_{IL} = 0 V, V_{DD} = +5 V		0.6	1	mA
Power Dissipation	P_{DISS}	V_{IH} = 2.4 V, V_{IL} = 0.8 V		15	30	mW
		V_{IL} = 0 V, V_{DD} = +5 V		3	5	mW
Power Supply Sensitivity	PSS	ΔV_{DD} = ±5%		0.002	0.004	%/%

NOTE
[1]Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

ABSOLUTE MAXIMUM RATINGS*

V_{DD} to DGND and AGND . . . . −0.3 V, +10 V
Logic Inputs to DGND . . . . −0.3 V, V_{DD} + 0.3 V
V_{OUT} to AGND . . . . −0.3 V, V_{DD} + 0.3 V
V_{REFOUT} to AGND . . . . −0.3 V, V_{DD} + 0.3 V
AGND to DGND . . . . −0.3 V, V_{DD}
I_{OUT} Short Circuit to GND . . . . 50 mA
Package Power Dissipation . . . . (T_J max−T_A)/θ$_{JA}$
Thermal Resistance θ$_{JA}$
　20-Pin Cerdip Package (R) . . . . 80°C/W
　20-Pin Plastic DIP Package (P) . . . . 74°C/W
　20-Lead SOIC Package (S) . . . . 89°C/W
Maximum Junction Temperature (T_J max) . . . . 150°C
Operating Temperature Range . . . . −40°C to +85°C
Storage Temperature Range . . . . −65°C to +150°C
Lead Temperature (Soldering, 10 secs) . . . . +300°C

*Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Figure 2. Timing Diagram

Table I. Control Logic Truth Table

$\overline{CE}$	$\overline{CLR}$	DAC Register Function
H	H	Latched
L	H	Transparent
↑ +	H	Latched with New Data
X	L	Loaded with All Zeros
H	↑ +	Latched All Zeros

↑ + Positive Logic Transition; X Don't Care.

DAC-8562

PIN CONFIGURATION
20-Pin Cerdip or P-DIP   SOL-20

NC = NO CONNECT

ORDERING GUIDE

Model	INL (LSB)	Temperature Range	Package Option
DAC8562ER	±1/2	−40°C to +85°C	20-Pin Cerdip
DAC8562EP	±1/2	−40°C to +85°C	20-Lead SOIC
DAC8562FR	±1	−40°C to +85°C	20-Pin Cerdip
DAC8562FP	±1	−40°C to +85°C	20-Pin P-DIP
DAC8562FS	±1	−40°C to +85°C	20-Lead SOIC
DAC8562GBC	±1	+25°C	Dice

DICE CHARACTERISTICS

SUBSTRATE IS COMMON WITH V_{DD}.
TRANSISTOR COUNT: 524
DIE SIZE: 0.070 INCH x 0.105 INCH; 7350 SQ MILS

Table II. Nominal Output Voltage vs. Input Code

Binary	Hex	Decimal	Output (V)	
0000 0000 0000	000	0	0.000	Zero Scale
0000 0000 0001	001	1	0.001	
0000 0000 0010	002	2	0.002	
0000 0000 1111	00F	15	0.015	
0000 0001 0000	010	16	0.016	
0000 1111 1111	0FF	255	0.255	
0001 0000 0000	100	256	0.256	
0001 1111 1111	1FF	511	0.511	
0010 0000 0000	200	512	0.512	
0011 1111 1111	3FF	1023	1.023	
0100 0000 0000	400	1024	1.024	
0111 1111 1111	7FF	2047	2.047	
1000 0000 0000	800	2048	2.048	Half Scale
1100 0000 0000	C00	3072	3.072	
1111 1111 1111	FFF	4095	4.095	Full Scale

PIN DESCRIPTIONS

Pin	Name	Description
20	V_{DD}	Positive supply. Nominal value +5 volts, ±5%.
1–9 17–19	DB0–DB11	Twelve Binary Data Bit inputs. DB11 is the MSB and DB0 is the LSB.
16	$\overline{CE}$	Chip Enable. Active low input.
15	$\overline{CLR}$	Active low digital input that clears the DAC register to zero, setting the DAC to minimum scale.
8	DGND	Digital ground for input logic.
12	AGND	Analog Ground. Ground reference for the internal bandgap reference voltage, the DAC, and the output buffer.
13	V_{OUT}	Voltage output from the DAC. Fixed output voltage range of 0 V to 4.095 V with 1 mV/LSB. An internal temperature stabilized reference maintains a fixed full-scale voltage independent of time , temperature and power supply variations.
14	REFOUT	Nominal 2.5 V reference output voltage. This node must be buffered if required to drive external loads.
11	NC	No Connection. Leave pin floating.

DAC-8562

OPERATION

The DAC-8562 is a complete ready to use 12-bit digital-to-analog converter. Only one −5 V power supply is necessary for operation. It contains a voltage-switched, 12-bit, laser-trimmed digital-to-analog converter, a curvature-corrected bandgap reference, a rail-to-rail output op amp, and a DAC register. The parallel data interface consists of 12 data bits, DB0–DB11, and a active low $\overline{CE}$ strobe. In addition, an asynchronous $\overline{CLR}$ pin will set all DAC register bits to zero causing the V_{OUT} to become zero volts. This function is useful for power on reset or system failure recovery to a known state.

D/A CONVERTER SECTION

The internal DAC is a 12-bit voltage-mode device with an output that swings from AGND potential to the 2.5 volt internal bandgap voltage. It uses a laser trimmed R-2R ladder which is switched by N channel MOSFETs. The output voltage of the DAC has a constant resistance independent of digital input code. The DAC output (not available to the user) is internally connected to the rail-to-rail output op amp.

AMPLIFIER SECTION

The internal DAC's output is buffered by a low power consumption precision amplifier. This low power amplifier contains a differential PNP pair input stage which provides low offset voltage and low noise, as well as the ability to amplify the zero-scale DAC output voltages. The rail-to-rail amplifier is configured in a gain of 1.6384 (= 4.095 V/2.5 V) in order to set the 4.095 volt full-scale output (1 mV/LSB). See Figure 3 for an equivalent circuit schematic of the analog section.


Figure 3. Equivalent DAC-8562 Schematic of Analog Portion

The op amp has a 16 μs typical settling time to 0.01%. There are slight differences in settling time for negative slewing signals versus positive. See the oscilloscope photos in the Typical Performances section of this data sheet.

OUTPUT SECTION

The rail-to-rail output stage of this amplifier has been designed to provide precision performance while operating near either power supply. Figure 4 shows an equivalent output schematic of the rail-to-rail amplifier with its N channel pull down FETs that

will pull an output load directly to GND. The output sourcing current is provided by a P channel pull-up device that can supply GND terminated loads, especially important at the −5% supply tolerance value of 4.75 volts.


Figure 4. Equivalent Analog Output Circuit

Figures 5 and 6 in the typical performance characteristics section provide information on output swing performance near ground and full scale as a function of load. In addition to resistive load driving capability, the amplifier has also been carefully designed and characterized for up to 500 pF capacitive load driving capability.

REFERENCE SECTION

The internal 2.5 V curvature-corrected bandgap voltage reference is laser trimmed for both initial accuracy and low temperature coefficient. The voltage generated by the reference is available at the REFOUT pin. Since REFOUT is *not* intended to drive external loads, it must be buffered—refer to the applications section for more information. The equivalent emitter follower output circuit of the REFOUT pin is shown in Figure 3.

Bypassing the REFOUT pin is not required for proper operation. Figure 7 shows broadband noise performance.

POWER SUPPLY

The very low power consumption of the DAC-8562 is a direct result of a circuit design optimizing use of the CBCMOS process. By using the low power characteristics of the CMOS for the logic, and the low noise, tight matching of the complementary bipolar transistors, good analog accuracy is achieved.

For power-consumption sensitive applications it is important to note that the internal power consumption of the DAC-8562 is strongly dependent on the actual logic-input voltage-levels present on the DB0–DB11, $\overline{CE}$ and $\overline{CLR}$ pins. Since these inputs are standard CMOS logic structures, they contribute static power dissipation dependent on the actual driving logic V_{OH} and V_{OL} voltage levels. The graph in Figure 9 shows the effect on total DAC-8562 supply current as a function of the actual value of input logic voltage. Consequently for optimum dissipation use of CMOS logic versus TTL provides minimal dissipation in the static state. A $V_{INL} = 0$ V on the DB0–DB11 pins provides the lowest standby dissipation of 600 μA with a +5 V power supply.

DAC-8562

As with any analog system, it is recommended that the DAC-8562 power supply be bypassed on the same PC card that contains the chip. Figure 10 shows the power supply rejection versus frequency performance. This should be taken into account when using higher frequency switched-mode power supplies with ripple frequencies of 100 kHz and higher.

One advantage of the rail-to-rail output amplifier used in the DAC-8562 is the wide range of usable supply voltage. The part is fully specified and tested over temperature for operation from +4.75 V to +5.25 V. If reduced linearity and source current capability near full scale can be tolerated, operation of the DAC-8562 is possible down to +4.3 volts. The minimum operating supply voltage versus load current plot, in Figure 11, provides information for operation below V_{DD} = +4.75 V.

TIMING AND CONTROL

The DAC-8562 has a 12-bit DAC register that simplifies interface to a 12-bit (or wider) data bus. The latch is controlled by the Chip Enable ($\overline{CE}$) input. If the application does not involve a data bus, wiring $\overline{CE}$ low allows direct operation of the DAC.

The data latch is level triggered and acquires data from the data bus during the time period when $\overline{CE}$ is low. When $\overline{CE}$ goes high, the data is latched into the register and held until $\overline{CE}$ returns low. The minimum time required for the data to be present on the bus before $\overline{CE}$ returns high is called the data setup time (t_{DS}) as seen in Figure 2. The data hold time (t_{DH}) is the amount of time that the data has to remain on the bus after $\overline{CE}$ goes high. The high speed timing offered by the DAC-8562 provides for direct interface with no wait states in all but the fastest microprocessors.

# Typical Performance Characteristics

Figure 5. Output Swing vs. Load

Figure 6. Pull-Down Voltage vs. Output Sink Current Capability


Figure 7. I_{OUT} vs. V_{OUT}


Figure 8. Broadband Noise

Figure 9. Supply Current vs. Logic Input Voltage

Figure 10. Power Supply Rejection vs. Frequency

REV. 0

DAC-8562

Figure 11. Minimum Supply Voltage vs. Load

Figure 12. Midscale Transition Performance


Figure 13. Large Signal Settling Time


Figure 14. Output Voltage Rise Time Detail

Figure 15. Output Voltage Fall Time Detail

Figure 16. Linearity Error vs. Digital Code


Figure 17. Total Unadjusted Error Histogram

Figure 18. Full-Scale Voltage vs. Temperature

Figure 19. Zero-Scale Voltage vs. Temperature

REV. 0

–7–

DAC-8562—Typical Performance Characteristics

Figure 20. Output Voltage Noise
Density vs. Frequency

Figure 21. Long-Term Drift Acceler-
ated by Burn-In

Figure 22. Supply Current vs.
Temperature

Figure 23. Reference Startup vs.
Time

Figure 24. Digital Feedthrough vs.
Time

Figure 25. Reference Error vs.
Temperature

Figure 26. Reference Load Regula-
tion vs. Temperature

Figure 27. Reference Line Regula-
tion vs. Temperature

REV. 0

DAC-8562

APPLICATIONS SECTION

Power Supplies, Bypassing, and Grounding

All precision converter products require careful application of good grounding practices to maintain full-rated performance. Because the DAC-8562 has been designed for +5 V applications, it is ideal for those applications under microprocessor or microcomputer control. In these applications, digital noise is prevalent; therefore, special care must be taken to assure that its inherent precision is maintained. This means that particularly good engineering judgment should be exercised when addressing the power supply, grounding, and bypassing issues using the DAC-8562.

The power supply used for the DAC-8562 should be well filtered and regulated. The device has been completely characterized for a +5 V supply with a tolerance of ±5 %. Since a +5 V logic supply is almost universally available, it is not recommended to connect the DAC directly to an unfiltered logic supply without careful filtering. Because it is convenient, a designer might be inclined to tap a logic circuit's supply for the DAC's supply. Unfortunately, this is not wise because fast logic with nanosecond transition edges induces high current pulses. The high transient current pulses can generate glitches hundreds of millivolts in amplitude due to wiring resistances and inductances. This high frequency noise will corrupt the analog circuits internal to the DAC and cause errors. Even though their spike noise is lower in amplitude, directly tapping the output of a −5 V system supplies can cause errors because these supplies are of the switching regulator type that can and do generate a great deal of high frequency noise. Therefore, the DAC and any associated analog circuitry should be powered directly from the system power supply outputs using appropriate filtering. Figure 28 illustrates how a clean, analog-grade supply can be generated from a −5 V logic supply using a differential LC filter with separate power supply and return lines. With the values shown, this filter can easily handle 100 mA of load current without saturating the ferrite cores. Higher current capacity can be achieved with larger ferrite cores. For lowest noise, all electrolytic capacitors should be low ESR (Equivalent Series Resistance) type.

The DAC-8562 includes two ground connections in order to minimize system accuracy degradation arising from grounding errors. The two ground pins are designated DGND (Pin 10) and AGND (Pin 12). The DGND pin is the return for the digital circuit sections of the DAC and serves as their input threshold reference point. Thus DGND should be connected to the same ground as the circuitry that drives the digital inputs.

Pin 12, AGND, serves as the supply rail for the internal voltage reference and the output amplifier. This pin should also serve as the reference point for all analog circuitry associated with the DAC-8562. Therefore, to minimize any errors, it is recommended that the AGND connection of the DAC-8562 be connected to a high quality analog ground. If the system contains any analog signal path carrying a significant amount of current, then that path should have its own return connection to Pin 12.

It is often advisable to maintain separate analog and digital grounds throughout a complete system, tying them common to one place only. If the common tie point is remote and an accidental disconnection of that one common tie point were to occur due to card removal with power on, a large differential voltage between the two commons could develop. To protect devices that interface to both digital and analog parts of the system, such as the DAC-8562, it is recommended that the common ground tie points be provided at each such device. If only one system ground can be connected directly to the DAC-8562, it recommended that the analog common be used. If the system's AGND has suitably low impedance, then the digital signal currents flowing in it should not seriously affect the ground noise. The amount of digital noise introduced by connecting the two grounds together at the device will not adversely affect system performance due to loss of digital noise immunity.

Generous bypassing of the DAC's supply goes a long way in reducing supply line-induced errors. Local supply bypassing consisting of a 10 μF tantalum electrolytic in parallel with a 0.1 μF ceramic is recommended. The decoupling capacitors should be connected between the DAC's supply pin (Pin 20) and the analog ground (Pin 12). Figure 29 shows how the DGND, AGND, and bypass connections should be made to the DAC-8562.


Figure 28. Properly Filtering a +5 V Logic Supply Can Yield a High Quality Analog Supply

Figure 29. Recommended Grounding and Bypassing Scheme for the DAC-8562

DAC-8562

Unipolar Output Operation

This is the basic mode of operation for the DAC-8562. As shown in Figure 30, the DAC-8562 has been designed to drive loads as low as 820 Ω in parallel with 500 pF. The code table for this operation is shown in Table III.


Figure 30. Unipolar Output Operation

Table III. Unipolar Code Table

Hexadecimal Number in DAC Register	Decimal Number in DAC Register	Analog Output Voltage (V)
FFF	4095	+4.095
801	2049	+2.049
800	2048	+2.048
7FF	2047	+2.047
000	0	0

Operating the DAC-8562 on +12 V or + 15 V Supplies Only

Although the DAC-8562 has been specified to operate on a single, +5 V supply, a single +5 V supply may not be available in many applications. Since the DAC-8562 consumes no more than 6 mA, maximum, then an integrated voltage reference, such as the REF-02, can be used as the DAC-8562 +5 V supply. The configuration of the circuit is shown in Figure 31. Notice that the reference's output voltage requires no trimming because of the REF-02's excellent load regulation and tight initial output voltage tolerance. Although the maximum supply current of the DAC-8562 is 6 mA, local bypassing of the REF-02's output with at least 0.1 μF at the DAC's voltage supply pin is recommended to prevent the DAC's internal digital circuits from affecting the DAC's internal voltage reference.


Figure 31. Operating the DAC-8562 on +12 V or +15 V Supplies Using a REF-02 Voltage Reference

Measuring Offset Error

One of the most commonly specified endpoint errors associated with real-world nonideal DACs is offset error.

In most DAC testing, the offset error is measured by applying the zero-scale code and measuring the output deviation from 0 volt. There are some DACs where offset errors may be present but not observable at the zero scale because of other circuit limitations (for example, zero coinciding with single supply ground). In these DACs, nonzero output at zero code cannot be read as the offset error. In the DAC-8562, for example, the zero-scale error is specified to be +3 LSBs. Since zero scale coincides with zero volt, it is not possible to measure negative offset error.

By adding a pull-down resistor from the output of the DAC-8562 to a negative supply as shown in Figure 32, offset errors can now be read at zero code. This configuration forces the output P-channel MOSFET to source current to the negative supply thereby allowing the designer to determine in which direction the offset error appears. The value of the resistor should be such that, at zero code, current through the resistor is 200 μA maximum.


Figure 32. Measuring Zero-Scale or Offset Error

REV. 0

DAC-8562

Figure 33. Bipolar Output Operation

Bipolar Output Operation

Although the DAC-8562 has been designed for single supply operation, bipolar operation is achievable using the circuit illustrated in Figure 33. The circuit uses a single supply, rail-to-rail OP-295 op amp and the DAC's internal +2.5 V reference to generate the −2.5 V reference required to level-shift the DAC output voltage. The circuit has been configured to provide an output voltage in the range −5 V ≤ V_{OUT} ≤ +5 V and is coded in complementary offset binary. Although each DAC LSB corresponds to 1 mV, each output LSB has been scaled to 2.44 mV. Table IV provides the relationship between the digital codes and output voltage.

The transfer function of the circuit is given by:

$$V_O = -1\,mV \times Digital\ Code \times \left(\frac{R4}{R1}\right) + 2.5 \times \left(\frac{R4}{R2}\right)$$

and, for the circuit values shown, becomes:

$$V_O = -2.44\,mV \times Digital\ Code + 5\ V$$

Table IV. Bipolar Code Table

Hexadecimal Number in DAC Register	Decimal Number in DAC Register	Analog Output Voltage (V)
FFF	4095	−4.9976
801	2049	−2.44E−3
800	2048	0
7FF	2047	+2.44E−3
000	0	+5

To maintain monotonicity and accuracy, R1, R2, R4, R5, and R6 should be selected to match within 0.01% and must all be of the same (preferably metal foil) type to assure temperature coefficient matching. Mismatching between R1 and R2 causes offset and gain errors while an R4 to R1 and R2 mismatch yields gain errors.

For applications that do not require high accuracy, the circuit illustrated in Figure 34 can also be used to generate a bipolar output voltage. In this circuit, only one op amp is used and no potentiometers are used for offset and gain trim. The output

voltage is coded in offset binary and is given by:

$$V_O = 1\,mV \times Digital\ Code \times \left(\frac{R4}{R3 + R4}\right) \times \left(1 + \frac{R2}{R1}\right)$$
$$-REFOUT \times \left(\frac{R2}{R1}\right)$$

For the ±2.5 V output range and the circuit values shown in the table, the transfer equation becomes:

$$V_O = 1.22\,mV \times Digital\ Code - 2.5\ V$$

Similarly, for the ±5 V output range, the transfer equation becomes:

$$V_O = 2.44\,mV \times Digital\ Code - 5\ V$$

Note that, for ±5 V output voltage operation, R5 is required as a pull-down for REFOUT. Or, REFOUT can be buffered by an op amp configured as a follower that can source and sink current.

| V_OUT RANGE	R1	R2	R3	R4
±2.5V	10k	10k	10k	15.4k + 274
±5V	10k	20k	10k	43.2k + 499

Figure 34. Bipolar Output Operation Without Trim Version 1

Alternatively, the output voltage can be coded in complementary offset binary using the circuit in Figure 35. This configuration eliminates the need for a pull-down resistor or an op amp for

DAC-8562

REFOUT. The transfer equation of the circuit is given by:

$$V_O = -1\,mV \times Digital\ Code \times \left(\frac{R2}{R1}\right) + REFOUT$$
$$\times \left(\frac{R4}{R3 + R4}\right) \times \left(1 + \frac{R2}{R1}\right)$$

and, for the values shown, becomes:

$$V_O = -2.44\,mV \times Digital\ Code + 5\ V$$

| V_O RANGE	R2	R4
±5V	23.7k + 715	13.7k + 169Ω

Figure 35. Bipolar Output Operation Without Trim Version 2

Generating a Negative Supply Voltage
Some applications may require bipolar output configuration, but only have a single power supply rail available. This is very common in data acquisition systems using microprocessor-based systems. In these systems, only +12 V, +15 V, and/or +5 V are available. Shown in Figure 36 is a method of generating a negative supply voltage using one CD4049, a CMOS hex inverter, operating on +12 V or +15 V. The circuit is essentially a charge pump where two of the six are used as an oscillator. For the values shown, the frequency of oscillation is approximately 3.5 kHz and is fairly insensitive to supply voltage because R1 > 2 × R2. The remaining four inverters are wired in parallel for higher output current. The square-wave output is level translated by C2 to a negative-going signal, rectified using a pair of 1N4001s, and then filtered by C3. With the values shown, the charge pump will provide an output voltage of –5 V for current loading in the range 0.5 mA ≤ I_{OUT} ≤ 10 mA with a +15 V supply and 0.5 mA ≤ I_{OUT} ≤ 7 mA with a +12 V supply.


Figure 36. Generating a −5 V Supply When Only +12 V or +15 V Are Available

Audio Volume Control
The DAC-8562 is well suited to control digitally the gain or attenuation of a voltage controlled amplifiers. In professional audio mixing consoles, music synthesizers, and other audio processors, VCAs, such as the SSM-2018, adjust audio channel gain and attenuation from front panel potentiometers. The VCA provides a clean gain transition control of the audio level when the slew rate of the analog input control voltage, V_C, is properly chosen. The circuit in Figure 37 illustrates a volume control application using the DAC-8562 to control the attenuation of the SSM-2018.


Figure 37. Audio Volume Control

Since the supply voltage available in these systems is typically ±15 V or ±18 V, a REF-02 is used to supply the +5 V required to power the DAC. No trimming of the reference is required because of the reference's tight initial tolerance and low supply current consumption of the DAC-8562. The SSM-2018 is configured as a unity-gain buffer when its control voltage equals 0 volt. This corresponds to a 000_H code from the DAC-8562. Since the SSM-2018 exhibits a gain constant of −28 mV/dB (typical), the DAC's full-scale output voltage has to be scaled down by R6 and R7 to provide 80 dB of attenuation when the digital code equals FFF_H. Therefore, every DAC LSB corresponds to 0.02 dB of attenuation. Table V illustrates the attenuation versus digital code of the volume control circuit.

Table V. SSM-2018 VCA Attenuation vs. DAC-8562 Input Code

Hexadecimal Number in DAC Register	Control Voltage (V)	VCA Attenuation (dB)
000	0	0
400	+0.56	20
800	+1.12	40
C00	+1.68	60
FFF	+2.24	80

DAC-8562

To compensate for the SSM-2018's gain constant temperature coefficient of –3300 ppm/°C, a 1 kΩ, temperature-sensitive resistor (R7) manufactured by the Precision Resistor Company with a temperature coefficient of –3500 ppm/°C is used. A C_{CON} of 1 µF provides a control transition time of 1 ms which yields a click-free change in the audio channel attenuation. Symmetry and offset trimming details of the VCA can be found in the SSM-2018 data sheet.

Information regarding the PT146 1 kΩ "Compensator" can be obtained by contacting:

Precision Resistor Company, Incorporated
10601 75th Street North
Largo, Fl 34647
(813) 541-5771

A High-Compliance, Digitally Controlled Precision Current Source

The circuit in Figure 38 shows the DAC-8562 controlling a high-compliance, precision current source using an AMP-05 instrumentation amplifier. The AMP-05's reference pin becomes the input, and the "old" inputs now monitor the voltage across a precision current sense resistor, R_{CS}. Voltage gain is set to unity, so the transfer function is given by the following equation:

$$I_{OUT} = \frac{V_{IN}}{R_{CS}}$$

If R_{CS} equals 100 Ω, the output current is limited to +10 mA with a 1 V input. Therefore, each DAC LSB corresponds to 2.4 µA. If a bipolar output current is required, then the circuit in Figure 33 can be modified to drive the AMP-05's reference pin with a ±1 V input signal.

Potentiometer P1 trims the output current to zero with the input at 0 V. Fine gain adjustment can be accomplished by adjusting R1 or R2.

A Digitally Programmable Window Detector

A digitally programmable, upper/lower limit detector using two DAC-8562s is shown in Figure 39. The required upper and

lower limits for the test are loaded into each DAC individually by controlling HDAC/$\overline{LDAC}$. If a signal at the test input is not within the programmed limits, the output will indicate a logic zero which will turn the red LED on.


Figure 38. A High-Compliance, Digitally Controlled Precision Current Source

Figure 39. A Digitally Programmable Window Detector

DAC-8562

Decoding Multiple DAC-8562s

The $\overline{CE}$ function of the DAC-8562 can be used in applications to decode a number of DACs. In this application, all DACs receive the same input data; however, only one of the DACs' $\overline{CE}$ input is asserted to transfer its parallel input register contents into the DAC. In this circuit, shown in Figure 40, the $\overline{CE}$ timing is generated by a 74HC139 decoder and should follow the DAC-8562's standard timing requirements. To prevent timing errors, the 74HC139 should not be activated by its $\overline{ENABLE}$ input while the coded address inputs are changing. A simple timing circuit, R1 and C1, connected to the DACs' $\overline{CLR}$ pins resets all DAC outputs to zero during power-up.

MICROPROCESSOR INTERFACING

DAC-8562-MC68HC11 Interface

The circuit illustrated in Figure 41 shows a parallel interface between the DAC-8562 and a popular 8-bit microcontroller, the M68HC11, which is configured in a single-chip operating mode. The interface circuit consists of a pair of 74ACT11373 transparent latches and an inverter. The data is loaded into the latches in two 8-bit bytes; the first byte contains the four most significant bits, and the lower 8 bits are in the second byte. Data is taken from the microcontroller's port B output lines, and three interface control lines, $\overline{CLR}$, $\overline{CE}$, and MSB/$\overline{LSB}$, are controlled by the M68HC11's PC2, PC1, and PC0 output lines, respectively. To transfer data into the DAC, PC0 is set, enabling U1's outputs. The first data byte is loaded into U1 where the four least significant bits of the byte are connected to MSB–DB8. PC0 is then cleared; this latches U1's inputs and enables U2's outputs. U2s outputs now become DB7–DB0. The DAC output is updated with the contents of U1 and U2 when PC1 is

cleared. The DAC's $\overline{CLR}$ input, controlled by the M68HC11's PC2 output line, provides an asynchronous clear function that sets the DAC's output to zero. Included in this section is the source code for operating the DAC-8562–M68HC11 interface.


Figure 40. Decoding Multiple DAC-8562s Using the $\overline{CE}$ Pin

Figure 41. DAC-8562 to MC68HC11 Interface

DAC-8562

DAC-8562 — M68HC11 Interface Program Source Code

```
*
* DAC-8562 to M68HC11 Interface Assembly Program
* Adolfo A. Garcia
* September 14, 1992
*
* M68HC11 Register definitions
*
PORTB   EQU   $1004
PORTC   EQU   $1003          Port C control register
*                            "0,0,0,0;0,CLR/,CE/,MSB-LSB/"
DDRC    EQU   $1007          Port C data direction
*
* RAM variables:            MSBS are encoded from 0 (Hex) to F (Hex)
*                           LSBS are encoded from 00 (Hex) to FF (Hex)
*                           DAC requires two 8-bit loads
*
MSBS    EQU   $00            Hi-byte: "0,0,0,0;MSB,DB10,DB9,DB8"
LSBS    EQU   $01            Lo-byte: "DB7,DB6,DB5,DB4;DB3,DB2,
                             DB1,DB0"
*
* Main Program
*
        ORG   $C000          Start of user's RAM in EVB
INIT    LDS   #$CFFF         Top of C page RAM
*
* Initialize Port C Outputs
*
        LDAA  #$07           0,0,0,0;0,1,1,1
        STAA  DDRC           CLR/ ,CE/, and MSB-LSB/ are now enabled
                             as outputs
        LDAA  #$06           0,0,0,0;0,1,1,0
*                            CLR/-Hi, CE/-Hi, MSB-LSB/-Lo
        STAA  PORTC          Initialize Port C Outputs
*
* Call update subroutine
*
        BSR   UPDATE         Xfer 2 8-bit words to DAC-8562
        JMP   $E000          Restart BUFFALO
*
* Subroutine UPDATE
*
UPDATE  PSHX                 Save registers X, Y, and A
        PSHY
        PSHA
*
* Enter contents of the Hi-byte input register
*
        LDAA  #$0A           0,0,0,0;1,0,1,0
        STAA  MSBS           MSBS are set to 0A (Hex)
*
* Enter Contents of Lo-byte input register
*
        LDAA  #$AA           1,0,1,0;1,0,1,0
        STAA  LSBS           LSBS are set to AA (Hex)
*
        LDX   #MSBS          Stack pointer at 1st byte to send via Port B
        LDY   #$1000         Stack pointer at on-chip registers
*
* Clear DAC output to zero
*
        BCLR  PORTC,Y $04 Assert CLR/
        BSET  PORTC,Y $04 De-assert CLR/
*
* Loading input buffer latches
*
        BSET  PORTC,Y $01 Set hi-byte register load
TFRLP   LDAA  0,X            Get a byte to transfer via Port B
        STAA  PORTB          Write data to input register
        INX                  Increment counter to next byte for transfer
        CPX   #LSBS+1        Are we done yet ?
        BEQ   DUMP           If yes, update DAC output
        BCLR  PORTC,Y $01 Latch hi-byte register and set lo-byte register load
        BRA   TFRLP
*
```

DAC-8562–M68HC11 Interface Program Source Code (Continued)

```
* Update DAC output with contents of input registers
*
DUMP    BCLR  PORTC,Y $02 Assert CE/
        BSET  PORTC,Y $02 Latch DAC register
*
        PULA                When done, restore registers X, Y & A
        PULY
        PULX
        RTS                 ** Return to Main Program **
```

DAC-8562

MECHANICAL OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).

20-Pin Plastic DIP (P-Suffix)

0.265 (6.477)
0.245 (6.223)

1.07 (27.18) MAX

0.135 (3.429)
0.125 (3.17)

0.32 (8.128)
0.30 (7.62)

0.145
(3.683)
MIN

0.125
(3.175)
MIN

15°
0

0.021 (0.533)
0.015 (0.381)

0.11 (2.79)
0.09 (2.28)

0.065 (1.66)
0.045 (1.15)

0.011 (0.28)
0.009 (0.23)

SEATING
PLANE

LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH
LEADS ARE SOLDER OR TIN-PLATED KOVAR OR ALLOY 42.

20-Pin Cerdip (R-Suffix)

0.28 (7.11)
0.24 (6.1)

0.97 (24.64)
0.935 (23.75)

0.18 (4.57)
0.125 (3.18)

0.32 (8.128)
0.29 (7.366)

0.20 (5.0)
0.14 (3.56)

0.15 (3.8)
0.125 (3.18)

0.011 (0.28)
0.009 (0.23)

0.02 (0.5)
0.016 (0.14)

0.11 (2.79)
0.09 (2.28)

0.07 (1.78)
0.05 (1.27)

15°
0°

SEATING
PLANE

LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH
LEADS ARE SOLDER OR TIN-PLATED KOVAR OR ALLOY 42.

20-Lead SOIC (S-Suffix)

0.299 (7.60)
0.291 (7.40)

0.419 (10.65)
0.404 (10.00)

0.512 (13.00)
0.496 (12.60)

0.107 (2.72)
0.089 (2.26)

0.011 (0.275)
0.005 (0.125)

0.050 (1.27)
BSC

0.022 (0.56)
0.014 (0.36)

0.015 (0.38)
0.007 (0.18)

0.034 (0.86)
0.018 (0.46)

C1713–24–10/92

PRINTED IN U.S.A.

REV. 0