256K (32K x 8)

Low Voltage

Erasable

CMOS

EPROM

UV

Features

- Wide Power Supply Range, 3.0 VDC to 5.5 VDC
- Compatible with JEDEC Standard AT27C256R
- Low Power 3-Volt CMOS Operation

100 μA max. Standby

26 mW max. Active at 1 MHz for Vcc = 3.3 VDC 110 mW max. Active at 5 MHz for Vcc = 5.5 VDC

- Read Access Time 200ns
- Wide Selection of JEDEC Standard Packages Including OTP 28-Lead, 600-mil Cerdip and OTP Plastic DIP, SOIC, or TSOP 32-Pad LCC, 32-Lead JLCC, and OTP PLCC
- High Reliability CMOS Technology 2000 V ESD Protection 200 mA Latchup Immunity
- Rapid Programming 100 μs/byte (typical)
- Two-line Control
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description

The AT27LV256R chip is a low power, low voltage 262,144 bit Ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM) organized as 32K x 8 bits. It requires only one supply in the range of 3.0 to 5.5 VDC in normal read mode operation, making it ideal for battery powered systems.


With a typical power draw of only 18 mW at 1 MHz and V_{CC} at 3.3 VDC, the AT27LV256R will draw less than one-fifth the power of a standard 5-volt EPROM. Standby mode supply current is typically less than 10 μ A.

Pin Configurations

Pin Name	Function
A0-A14	Addresses
00-07	Outputs
CE	Chip Enable
Œ	Output Enable
NC	Na Connect


CDIP, PDIP, SOIC Top View

LCC, JLCC, PLCC Top View



Note: PLCC Package Pins 1 and 17 are DON'T CONNECT

TSOP Top View
Type 1





4-13

1074177 0005257 945 **■**



Description (Continued)

The AT27LV256R comes in a choice of industry standard JEDEC-approved through hole and surface mount packages including windowed and one time programmable (OTP) packages, such as the OTP thin small outline package (TSOP). All devices feature two line control $(\overline{CE}, \overline{OE})$ to give designers the flexibility to prevent bus contention.


The AT27LV256R operating with V_{CC} at 3.0 VDC produces TTL level outputs that are compatible with standard TTL logic devices operating at $V_{CC} = 5.0$ VDC.

Atmel's 27LV256R has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only $100~\mu s/byte$. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV256R programs identically as an AT27C256R.

Erasure Characteristics

The entire memory array of the AT27L V256R is erased (all outputs read as VoH) after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using $12,000~\mu\text{W/cm}^2$ intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias	40°C to +85°C
Storage Temperature	65°C to +125°C
Voltage on Any Pin with Respect to Ground	2.0 V to +7.0 V ⁽¹⁾
Voltage on A9 with Respect to Ground	2.0 V to +14.0 V ⁽¹⁾
VPP Supply Voltage with Respect to Ground	2.0 V to +14.0 V ⁽¹⁾
Integrated UV Erase Dose	7258 W•sec/cm ²

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes

Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is Vcc + 0.75 V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	CE	ŌĒ	Ai	Vpp	Vcc	Outputs
Read	VIL	VIL	Ai	Vcc	Vcc	Dout
Output Disable	VIL	VIH	X ⁽¹⁾	Vcc	Vcc	High Z
Standby	ViH	Х	X ⁽⁵⁾	Vcc	Vcc	High Z
Rapid Program ⁽²⁾	VIL	ViH	Ai	VPP	Vcc	DIN
PGM Verify ⁽²⁾	Х	ViL	Ai	VPP	Vcc (2)	Dout
Optional PGM Verify ⁽²⁾	VIL	VIL	Ai	Vcc	Vcc (2)	Dout
PGM Inhibit ⁽²⁾	ViH	VIH	Х	Vpp	Vcc (2)	High Z
Product Identification ^{(2),(4)}	VIL	VIL	A9=V _H ⁽³⁾ A0=V _{IH} or V _{IL} A1-A14=V _{IL}	Vcc	V _{CC} (2)	Identification Code

Notes: 1. X can be VIL or VIH.

- Refer to Programming characteristics. Programming modes require V_{CC} > 4.5 V.
- 3. $V_H = 12.0 \pm 0.5 \text{ V}$.
- 4. Two identifier bytes may be selected. All Ai inputs are
- held low (V_{IL}) , except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.
- Standby V_{CC} Current (I_{SB}) is specified with V_{PP}=V_{CC}. V_{CC} > V_{PP} will cause a slight increase in I_{SB}.

4-14 AT27LV256R

1074177 0005258 881 🖿

D.C. and A.C. Operating Conditions for Read Operation

		AT27LV256R				
		-20	-25			
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C			
(Case)	Ind.	-40°C - 85°C	-40°C - 85°C			
Vcc Power Supply		3.0 V to 5.5 V	3.0 V to 5.5 V			

D.C. and Operating Characteristics for Read Operation

(VCC = 3.0V to 5.5V unless otherwise specified)

Symbol	Parameter	Condi	tion		Min	Max	Units
ILI .	Input Load Current	VIN = -	0.1 V to V _{CC+} 1 V			10	μΑ
lLO	Output Leakage Current	$V_{OUT} = -0.1 \text{ V to V}_{CC} + 0.1 \text{ V}$				10	μА
IPP1 (2)	VPP (1) Read/Standby Current	VPP = Vcc-0.7 V to Vcc+0.3 V				10	μA
Isa	Vcc ⁽¹⁾ Standby Current	I _{SB1} (CMOS), CE = V _{CC} -0.3 to V _{CC} +1.0 V				100	μА
		I _{SB2} (T	TL), CE=2.0 to Vcc+1.0V			1	mA
		1	f = 5 MHz, Iout = 0 mA,	Com.		20	mA
lcc	Vcc Active Current	lcc1	CE = VIL, VCC = 5.5 V	Ind.		25	mA
100	VOC ACTIVE CONTENT	1	f = 1 MHz, lout = 0 mA	Com.		8	mA
		ICC2	Icc2 CE = V _{IL} , Vcc = 3.3 V Inc			10	mA
VIL	Input Low Voltage				-0.6	8.0	٧
ViH	Input High Voltage				2.0	Vcc+0.75	V
Vol	Output Low Voltage	loL = 2	1.1 mA			.45	٧
Vон	lo _H = -100 μA		100 μΑ		Vcc-0.3		V
VOH	Output High Voltage	I _{OH} = -400 μA			2.4		٧

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .

A.C. Characteristics for Read Operation (VCC = 3.0 V to 5.5 V)

				AT27LV256R				
				-2	20	-2	25	
Symbol	Parameter	Condition		Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE ≈ OE	Com.		200		250	ns
IACC	ACC Address to Output Delay	= VIL	Ind.		200		250	ns
tce (2)	CE to Output Delay	OE = VIL			200		250	ns
toE (2,3)	OE to Output Delay	CE = VIL			70		100	ns
t _{DF} (4,5)	OE High to Output Float	CE = VIL			50		50	ns
tон	Output Hold from Address, CE or OE, whichever occurred first	CE = OE = VIL		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.




4-15

■ 1074177 0005259 718 **■**

^{2.} Vpp may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP} .




A.C. Waveforms for Read Operation (1)



Notes:

- Timing measurement references are 0.8 V and 2.0 V. Input AC driving levels are 0.45 V and 2.4 V. See Input Test Waveforms and Measurement Levels.
- 2. OE may be delayed up to t_{CE}-t_{OE} after the falling edge of CE without impact on t_{CE}.
- OE may be delayed up to tACC-tOE after the address is valid without impact on tACC.
- This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

Input Test Waveforms and Measurement Levels



tR, tF < 20 ns (10% to 90%)

Output Test Load




Note: C_L = 100 pF including jig capacitance.

Pin Capacitance (f= 1 MHz, T=25°C) (1)

	Тур	Max	Units	Conditions	*
Cin	4	8	pF	VIN = 0 V	
Соит	8	12	pF	Vout = 0 V	

Notes: 1. Typical values for 5-V supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms (1)



.T....

- 1. The Input Timing Reference is 0.8 V for V_{IL} and 2.0 V for V_{IH} .
- toE and tDFP are characteristics of the device but must be accommodated by the programmer.
- When programming the AT27LV256R a 0.1-μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

4-16 AT27LV256R

1074177 0005260 43**T**

D.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25 V$, $V_{PP} = 13.0 \pm 0.25 V$

Sym- bol	Parameter	Test			11-7-	
501	rarameter	Conditions	Min	Max	Units	
ILI	Input Load Current	VIN-VIL,VIH		10	μΑ	
VIL	Input Low Level	(All Inputs)	-0.6	8.0	٧	
ViH	Input High Level		2.0	V _{CC+1}	V	
Vol	Output Low Volt.	lot=2.1 mA		.45	٧	
Vон	Output High Volt.	Юн≕-400 μА	2.4		٧	
lcc2	V _{CC} Supply Curren (Program and Veri			25	mA	
IPP2	Vpp Current	CE=V _{IL}		25	mΑ	
V _{ID}	A9 Product Identification Voltage		11.5	12.5	v	

A.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25 \text{ V}$, $V_{PP} = 13.0 \pm 0.25 \text{ V}$

Sym-		Test Conditions*	Lir		
bol	Parameter (see Note 1)		Min	Max	Units
tas	Address Setup Tin	ne	2		μS
toes	OE Setup Time		2		μs
tos	Data Setup Time	2		μS	
tah	Address Hold Time	8	0		μs
tDH	Data Hold Time		2		μS
tDFP	OE High to Out- put Float Delay	(Note 2)	0	130	ns
tvps	V _{PP} Setup Time		2		μS
tvcs	V _{CC} Setup Time		2		μs
tpw	CE Program Pulse Width	(Note 3)	95	105	μs
toe	Data Valid from OE	(Note 2)		150	ns

*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%)		20 ns
Input Pulse Levels	. 0.45	V to 2.4 V
Input Timing Reference Level	0.8	V to 2.0 V
Output Timing Reference Level	0.8	V to 2.0 V

Notes:

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
- This parameter is only sampled and is not 100% tested.
 Output Float is defined as the point where data is no longer driven see timing diagram.
- 3. Program Pulse width tolerance is 100 usec ±5%.


Atmel's 27LV256R Integrated Product Identification Code⁽¹⁾

		Pins							Hex	
Codes	AO	07	O 6	O 5	04	ОЗ	O2	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	1	1	0	0	8C

Note: 1. The AT27LV256R has the same Product Identification Code as the AT27C256R. Both are programming compatible.

Rapid Programming Algorithm

A 100 μs $\overline{\text{CE}}$ pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5 V and V_{PP} is raised to 13.0 V. Each address is first programmed with one 100 μs $\overline{\text{CE}}$ pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 μs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0 V and V_{CC} to 5.0 V. All bytes are read again and compared with the original data to determine if the device passes or fails.






4-17

1074177 0005261 376




LV EPROM Product Characteristics


NORMALIZED SUPPLY CURRENT vs. FREQUENCY




NORMALIZED SUPPLY CURRENT vs. VOLTAGE




NORMALIZED ACCESS TIME vs. TEMPERATURE




NORMALIZED SUPPLY CURRENT vs. TEMP.




NORMALIZED ACCES TIME vs. SUPPLY VOLTAGE



OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE



OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE



AT27LV256R

1074177 0005262 202 **=**

Ordering Information

tacc (ns)		(mA) 3.3 V Standby	Ordering Code	Package	Operation Range
200	8	0.1	AT27LV256R-20DC AT27LV256R-20JC AT27LV256R-20KC AT27LV256R-20LC AT27LV256R-20PC AT27LV256R-20RC	28DW6 32J 32KW 32LW 28P6 28R	Commercial (0°C to 70°C)
200	10	0.1	AT27LV256R-20DI AT27LV256R-20KI AT27LV256R-20LI	28DW6 32KW 32LW	Industrial (-40°C to 85°C)
250	8	0.1	AT27LV256R-25DC AT27LV256R-25JC AT27LV256R-25KC AT27LV256R-25LC AT27LV256R-25PC AT27LV256R-25RC	28DW6 32J 32KW 32LW 28P6 28R	Commercial (0°C to 70°C)
250	10	0.1	AT27LV256R-25DI AT27LV256R-25KI AT27LV256R-25LI	28DW6 32KW 32LW	Industrial (-40°C to 85°C)

tacc (ns)	Icc (mA) Vcc = 3.3 V Active Standby		Ordering Code	Package	Operation Range	
200	8	0.1	AT27LV256R-20TC	28T	Commercial (0° to 70°C)	
250	8	0.1	AT27LV256R-25TC	28T	Commercial (0° to 70°C)	

Package Type					
28DW6	28 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)				
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)				
32KW	32 Lead, Windowed, Ceramic J-Leaded Chip Carrier (JLCC)				
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)				
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)				
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline OTP (SOIC)				
28T	28 Lead, Plastic Thin Small Outline Package OTP (TSOP)				



4-19

1074177 0005263 149