



Very Fast, Complete 12-Bit A/D Converter

AD5240

1.1 Scope.

T-51-10-12

This specification covers the detail requirements for a hybrid high speed 12-bit successive approximation analog-to-digital converter including internal clock, reference and comparator.

1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number
-1	AD5240BD/883B
-2	AD5240ZBD/883B
-3	AD5240SD/883B
-4	AD5240ZSD/883B

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-H-1000: package outline: DH-32D.

1.3 Absolute Maximum Ratings. ($T_A = +25^\circ\text{C}$ unless otherwise noted)

Supply Voltage	±18V
Logic Supply Voltage	+7V
Analog Inputs (Pins 24, 25)	±25V
Digital Inputs	+5.5V
Junction Temperature	+175°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 10sec)	+300°C

1.3.1 Operating Temperature Range.

The operating temperature range of this device is -25°C to $+85^\circ\text{C}$ (-1, -2)
 -55°C to $+125^\circ\text{C}$ (-3, -4).

1.5 Thermal Characteristics.

Thermal Resistance $\theta_{JC} = 8^\circ\text{C}/\text{W}$
 $\theta_{JA} = 38^\circ\text{C}/\text{W}$

AD5240 – SPECIFICATIONS

T-51-10-12

Test	Symbol	Device	Design Limit @ +25°C	Sub Group 1	Sub Group 2, 3	Sub Group 4	Test Condition ¹	Units
Analog Input Voltage Ranges	V _{IN}	-1, 3	± 2.5, ± 5, ± 10 0 to 5 0 to 10					V
	V _{IN}	-2, 4	± 2.5, ± 5 0 to 5				± V _{CC} = ± 12V + V _{DD} = + 5V	V
Serial Parallel Code Match Error	S _{P,C,M}	-1, 2, 3, 4	0	0			Random Codes	± Bits
Input Impedance	R _{IN}	-1, 2, 3, 4	3			3	± 5V Input Range	kΩ min
			7			7		kΩ max
Logic Outputs	V _{OL}	-1, 2, 3, 4	0.4			0.4	I _{OL} = 3.2mA	V max
	V _{OH}	-1, 2, 3, 4	2.4			2.4	I _{OH} = - 80μA	V min
Buffer Amp Bias Current	I _B	-1, 2, 3, 4	100			100		± nA max
Buffer Amp Offset Error	B _{OS}	-1, 2, 3, 4	10			10		± mV max
Buffer Amp Common-Mode Rejection	B _{C,MR}	-1, 2, 3, 4	70			70		dB min
Buffer Amp Settling Time	t _S	-1, 2, 3, 4	2				To 0.01% for 20V Step	μs max
Reference Output Error	V _{REF}	-1, 2, 3, 4	20	20			6.3V Nominal	± mV max
Reference Voltage Drift	V _{REF}	-1, 2, 3, 4	10		10			± ppm/°C max
Unipolar Gain Error ³	V _{GE}	-1, 2, 3, 4	0.3				0 to + 10V Input Range	± % FSR max
Unipolar Offset Error	V _{OSE}	-1, 2, 3, 4	0.1					± % FSR max
Unipolar Offset Drift	V _{OD}	-1, 2, 3, 4	7		7			± ppm/°C max
Bipolar Gain Error ³	V _{GE}	-1, 2, 3, 4	0.4				+ 10V Input Range	± % FSR max
Bipolar Gain Drift	V _{GD}	-1, 2, 3, 4	25		25		± 5V Range	± ppm/°C max
Bipolar Zero Error	B _{PZ}	-1, 2, 3, 4	0.2				± 10V Input Range	± % FSR max
Bipolar Zero Drift	V _{BZD}	-1, 2, 3, 4	7		7		± 5V Range	± ppm/°C max
Integral Linearity Error Over Temperature	L _E	-1, 2	1/2			1/2	Major Carries & Summations	± LSB max
		-1, 2			2			± ppm/°C max
		-3, 4			3			
Differential Linearity, Error ⁴	D _{LE}	-1, 2, 3, 4	0.75	1	1		Major Carries & Summations	± LSB max
Conversion Speed		-1, 2, 3, 4	5	5			Pin 17 Tied to + 5V	μs max
± Power Supply Sensitivity	PSRR ₁	-1, 2, 3, 4	0.004			0.004	V _{CC} = ± 13.5V to ± 16.5V	± % FSR/ % V _{CC}
± 12V Power Supply Sensitivity	PSRR ₂	-2, 4	0.007				V _{CC} = + 11.4V to ± 16.5V	± % FSR/ % V _{CC}
+ 5V Power Supply Sensitivity	PSRR ₃	-1, 2, 3, 4	0.01			0.01	V _{DD} = + 4.75V to + 5.25V	± % FSR/ % V _{DD}
+ 15V Supply Drain	-I _{CC}	-1, 2, 3, 4	18			18		mA max
- 15V Supply Drain	-I _{CC}	-1, 2, 3, 4	38			38		mA max
+ 5V Supply Drain	+ I _{DD}	-1, 2, 3, 4	60			60		mA max
Power Dissipation	P _D	-1, 2, 3, 4	1450			1450		mW max


NOTES

¹T_A = + 25°C and ± V_S = ± 15V. V_{DD} = + 5V unless otherwise specified.²Subgroup 2 tests performed at + 85°C.³Subgroup 3 tests performed at - 25°C.⁴Adjustable to zero.⁴Guaranteed no missing codes - 25°C to + 85°C; for device - 2, V_{CC} = ± 12V.

Table 1.

3.2.1 Functional Block Diagram and Terminal Assignments.

T-51-10-12




3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (I).

4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).



REV. C

AD5240

T-51-10-12




Figure 1. Adjustment Circuit




Figure 2. Gain Adjustment Circuit




Figure 3. Low Tempco Zero Adjustment Circuit




Figure 4. Low Tempco Gain Adjustment Circuit




Figure 5. Timing Diagram (Binary Code 0 1 1 0 0 1 1 1 0 1 1 0)

REV. C

T-51-10-12

6.1 Digital Output Data.

Both parallel and serial data from TTL storage registers are in negative true form. Parallel data output coding is complementary binary for unipolar ranges and either complementary offset binary or complementary two's complement binary, depending on whether Bit 1 (pin 12) or its logical inverse Bit 1 (pin 13) is used as the MSB. Parallel data becomes valid approximately 50ns before the STATUS flag returns to Logic "0", permitting parallel data transfer to be clocked on the "1" to "0" transition of the STATUS flag.

Serial data coding is complementary binary for unipolar input ranges and complementary offset binary for bipolar input ranges. Serial output is by bit (MSB first, LSB last) in NRZ (non-return-to-zero) format. Serial and parallel data outputs change state on positive-going clock edges. Serial data is guaranteed valid 200ns after the rising clock edges, permitting serial data to be clocked directly into a receiving register on the negative-going clock edges as shown in Figure 5. There are 13 negative-going clock edges in the complete 12-bit conversion cycle, as shown in Figure 5. The first edge shifts an invalid bit into the register, which is shifted out on the 13th negative-going clock edge. All serial data bits will have been correctly transferred and be in the receiving shift register locations shown at the completion of the conversion period.

The digital output codes corresponding to analog input voltages are shown in Tables 2 and 3.

INPUT VOLTAGE RANGE AND LSB VALUES					
Analog Input Voltage Range		$\pm 10V$	$\pm 5V$	$\pm 2.5V$	0V to +10V
Code Designation		COB* or CTC**	COB* or CTC**	COB* or CTC**	CSB***
One Least Significant Bit (LSB)	FSR 2^n n = 8 n = 10 n = 12	$\frac{20V}{2^n}$ 78.13mV 19.53mV 4.88mV	$\frac{10V}{2^n}$ 39.06mV 9.77mV 2.44mV	$\frac{5V}{2^n}$ 19.53mV 4.88mV 1.22mV	$\frac{10V}{2^n}$ 39.06mV 9.77mV 2.44mV
Transition Values	MSB LSB 000 . . . 000**** 011 . . . 111 111 . . . 110	+Full Scale Mid Scale -Full Scale	+10V -3/2LSB 0 -10V +1/2LSB	+5V -3/2LSB 0 -5V +1/2LSB	+2.5V -3/2LSB 0 -2.5V +1/2LSB
					+10V -3/2LSB +5V 0 + 1/2LSB
					+5V -3/2LSB +2.5V 0 + 1/2LSB

NOTES:

*COB = Complementary Offset Binary

**CTC = Complementary Two's complement—obtained by using the complement of the most significant bit (MSB). MSB is available to pin 13.

***CSB = Complementary Straight Binary.

****Voltages given are the nominal value for transition to the code specified.

Table 2. Input Voltages and Code Definition

Input Signal Range	Output Code	Connect Pin 23 To Pin	Connect Pin 25 To	For Direct Input Connect Input Signal To	For Buffered Input Pin 30 Connect Pin 29 To Pin
$\pm 10V$	COB or CTC	22	Input Signal	25	25
$\pm 5V$	COB or CTC	22	Open	24	24
$\pm 2.5V$	COB or CTC	22	Pin 22	24	24
0V to +5V	CSB	26	Pin 22	24	24
0V to +10V	CSB	26	Open	24	24

Table 3. AD5240 Input Scaling Connections

AD5240

T-51-10-12

6.1.1 Short Cycle Input.

A Short Cycle input, pin 14, permits the timing cycle shown in Figure 5 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 12-bit resolution. When 12-bit resolution is required, pin 14 is connected to +5V (pin 16). When 10-bit resolution is desired, pin 14 is connected to Bit 11 output pin 2. The conversion cycle then terminates, and the STATUS flag resets after the Bit 10 decision $t_{10} + 40\text{ns}$ in timing diagram of Figure 5. Short Cycle pin connections and associated maximum 12-, 10- and 8-bit conversion times are summarized in Table 4.

Connect Short Cycle Pin 14 To Pin:	Connect Clock Rate Control Pin 17 To	Bits	Resolution (% FSR)	Maximum Conversion Time (μs)	Status Flag Reset
16	16	12	0.024	5.0	$t_{12} + 40\text{ns}$
2	16	10	0.100	4.1	$t_{10} + 40\text{ns}$
4	16	8	0.390	3.3	$t_8 + 40\text{ns}$

Table 4. Short Cycle Connections