
								R	EVIS	IONS										··
LTR		DESCRIPTION							DATE	(YR-M	D-DA)		APPR	OVED						
REV																				
SHEET REV	-																			
SHEET	15	16	17	18	19	20	21	22	23	24	25	26								
REV STATE				RE	L	<u> </u>										- "				
OF SHEETS					EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREP. Thom	ARED B as M.	Y Hess				DE	FENS	SE EL			S SUI			ER		
STANDARDIZED MILITARY DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE		APPRO Monio	KED BY mas M. OVED B ca L.	Hess Y Poelki				RIS		IRCU	JIT,	DIO	GITA	L, (CMOS	, 3: THI		Т		
DEPARTMENT	. J. DI	_, _,,			3-03-1 SION L		******			SIZ A SHE	J		726	В	59 OF		9228	84		
DESC FORM 193	·												·····				****			

JUL 91

5962-E067-93

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes B, Q, and M) and space application (device classes S and V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 RHA designator. Device classes M, B, and S RHA marked devices shall meet the MIL-M-38510 specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>	Speed
01	29000	32 Bit streamlined instruction processor	20 MHz
02	29000	32 Bit streamlined instruction processor	16 MHz

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
Z	CMGA9-P169	169	Pin grid array

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-M-38510 for classes M, B, and S or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92284
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

DESC FORM 193A

JUL 91

1.3 Absolute ma	aximum ratings. 1/			
Input voltag Storage temp Maximum powe Lead tempera Thermal resi Case Z	age range	0.5 to V _{CC} +0.5 V 65°C to +150°C 3.3 W nds) 300°C ($\theta_{\rm JC}$): See MIL-STD-1835		
	d operating conditions.			
Minimum high Maximum low- Case operati Maximum low- (VILSYSCLK Minimum high	age (V _{CC})	H) 2.0 V dc) 0.8 V dc)55°C to +125°C ge +0.8 V dc age	V dc	
	` gic testing for device cla			

maximum levels may degrade performance and affect reliability. 2/ Must withstand the added P_D due to short circuit test (I_{OS}) 3/ Values will be added when they become available.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92284
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3

2. APPLICABLE DOCUMENTS

2.1 Government specifications, standards, bulletin, and handbook. Unless otherwise specified, the following specifications, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATIONS

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.
MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

MILITARY

- Configuration Control-Engineering Changes, Deviations and Waivers. MIL-STD-480

- Test Methods and Procedures for Microelectronics. MIL-STD-883

MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specifications, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. For device classes B and S, a full electrical characterization table for each device type shall be included in this SMD. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 2.
- 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92284
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

DESC FORM 193A

JUL 91

- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes B and S shall be in accordance with MIL-M-38510. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes B and S shall be a "J" or "JAN" as required in MIL-M-38510. The certification mark for device classes Q and V shall be a "QML" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.3 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-138535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or device classes B and S in MIL-M-38510 or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-480.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device classes M, B, and S</u>. Device classes M, B, and S devices covered by this drawing shall be in microcircuit group number 105 (see MIL-M-38510, appendix E).
- 3.11 <u>Serialization for device class S</u>. All device class S devices shall be serialized in accordance with MIL-M-38510.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein). For device classes B and S, sampling and inspection procedures shall be in accordance with MIL-M-38510 and method 5005 of MIL-STD-883, except as modified herein. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE		5962-92284
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

TABLE I. <u>Electrical performance characteristics</u>.

Test	 Symbol 	 	 Group A subgroups	 Device type	Li:	mits	 Unit
		4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified 	<u> </u>	[Min 	 Max 	
Low level input voltage <u>1</u> / <u>2</u> /	v _{IL}	 v _{cc} = 4.5 v 	1, 2, 3	 All <u>3</u> /	 -0.5 <u>4</u> /	0.8	l v
High level input volţage <u>1</u> /2/	V _{IH}	v _{cc} = 5.5 v	 	 	2.0	Vcc ^{+0.5}	 V
Low level INCLK input voltage	VILINCLK	v _{cc} = 4.5 v	 		-0.5 <u>2</u> / <u>4</u> /	0.8	V
High level INCLK input voltage	 V IHINCLK	v _{cc} = 5.5 v	 		2.0	V _{CC} +0.5 <u>2</u> / <u>4</u> /	V
Low level SYSCLK input voltage	V ILSYSCLK	v _{cc} = 4.5 v	 		-0.5 4/ <u>5</u> /	0.8	V
High level SYSCLK input voltage	V IHSYSCLK	v _{cc} = 5.5 v	 	 	 v _{cc} -0.8 	v _{çc} +0.5 <u>4</u> / <u>5</u> /	V
Low level output voltage <u>6</u> /	v _{oL}	I _{OL} = 3.2 mA V _{CC} = 4.5 V				0.45 <u>2</u> /	V
High level output voltage 6/	v _{он}	I _{OH} = -400 μA V _{CC} = 4.5 V		; 	2.4 <u>2</u> /		V
Low level SYSCLK output voltage	V _{OLC}	I _{OLC} = 20 mA V _{CC} = 4.5 V	 	 		0.6 <u>2</u> /	V
High level SYSCLK output voltage	^V онс	I _{OHC} = 20 mA V _{CC} = 4.5 V	 	 	v _{cc} -0.6 <u>2</u> /		V
Input leakage current	1 _{IL} <u>7</u> /	V _{CC} = 5.5 V 0.45 V ≤ V _{IN} ≤ V _{CC} -0.45 V	1, 2, 3	ALL	-10	10	uA
Output leakage current	I _{OL} 7/	V _{CC} = 5.5 V 0.45 V ≤ V _{IN} ≤ V _{CC} -0.45 V	! 		~10	10	 uA
Operating power supply current 8/	^I CCOP	V _{CC} = 5.5 V	 	:		25	 mA/MHz

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92284
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

TABLE I. $\underline{\text{Electrical performance characteristics}}$ - Continued.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C	Group A	 Device type	Liı	nits	 Unit
		$-55^{\circ}\text{C} \le T_{\text{C}} \le +125^{\circ}\text{C}$ $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$ unless otherwise specified	 	 	Min	 Max 	
SYSCLK GND short circuit current	IOSGND	 v _{cc} = 5.0 v 	1, 2, 3	ALL	100 <u>4</u> /		 mA
SYSCLK V _{CC} short circuit current	I I osvcc	v _{cc} = 5.0 v			100 <u>4</u> /		 mA
Input capacitance	cIN	 f = 1 MHz See 4.4.1c	 4 <u>9</u> /	 		15	pf
INCLK Input capacitance	CINCLK					20	 pf
SYSCLK capacitance	^C SYSCLK					90	pf
Output capacitance	C _{OUT}		<u> </u> 			20	 pf
I/O Pin capacitance	c _{1/0}					20	pf
Functional test		 See 4.4.1b	7, 8				

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92284
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 7

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test		Symbol	Conditions -55°C ≤ T _C ≤ +125°C	 Group A sub-	 Device type	Liı	mits	Unit
 			4.5 $V \leq V_{CC} \leq 5.5 V$ unless otherwise specified	group 	 	 Min	Max	 !
System clock (SYSCLK) period (T)	Test <u>no.</u> 1	sysclk ₁	10/ 11/ 12/	9,10, 11	01	50	125	ns
	! 				02 	60	125	ns
SYSCLK at 1.5 V to		SYSCLK ₂		 	01	0.51-1	0.57+1	ns
SYSCLK at 1.5 V when used as an output					02	0.5T-2	0.51+2	ns
SYSCLK high time when used as an	2	sysclk ₃	 -	 	01	22		ns
input			{ } }] ! !	02	27		ns
SYSCLK low time when used as an input	3	sysclk ₄			01	19		ns
mpu c					02	22		ns
SYSCLK rise time 13/	4	sysclk ₅			ALL		5 <u>4</u> /	ns
SYSCLK fall time <u>13</u> /	5 	sysclk ₆			ALL		5 <u>4</u> /	ns
Synchronous SYSCLK <u>14</u> / output valid delay	6 	sysclk ₇	<u>10</u> / <u>11</u> / <u>12</u> /	9,10,11	All	0	16 15/	ns
Synchronous SYSCLK output valid delay for D ₃₁ -D ₀	6A	sysclk ₉	<u>10</u> / <u>11</u> / <u>12</u> /	9,10,11	All	0	20 15/	ns
Three-state synchronous SYSCLK output invalid delay 4/16/17/	7	sysclk ₁₁	<u>10</u> / <u>11</u> / <u>12</u> /	9,10, 11	All	0	30	ns
Synchronous SYSCLK output valid delay 18/	8	sysclk ₁₂	<u>10</u> / <u>11</u> / <u>12</u> /	9,10,11	All	0	16 <u>15</u> /	ns

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92284
DAYTON, OHIO 45444		REVISION LEVEL	SHEET

 $\label{table I.} \textbf{Electrical performance characteristics} \ \textbf{-} \ \textbf{Continued}.$

Test		Symbol	-55°C < T _c < +125°C	 Group A sub~	 Device type	Limits		Unit
	ļ 		4.5 $V \leq V_{CC} \leq 5.5 V$ unless otherwise specified	group 	 	Min	Max]
Three-state synchronous SYSCLK output invalid delay <u>4</u> / <u>17</u> /	Test no. 8A	sysclK ₁₄	<u>10</u> / <u>11</u> / <u>12</u> /	9,10, 11	ALL	0	30	ns
Synchronous input setup time 19/	9	^t s1	<u>10</u> / <u>11</u> / <u>12</u> /	 9,10, 11	 All	 15 		ns
Synchronous input setup time for $^{D}31^{-D}0$, $^{I}31^{-I}0$	9A 9A	t _{S2}	<u>10</u> / <u>11</u> / <u>12</u> /	 	 All 	8		 ns
Synchronous input setup time for DRDY	9B 9B 	t _{S3}	10/ 11/ 12/		 All 	 16 		ns
Synchronous input hold time 20/	10	t _{H1}	1 <u>0</u> / 11/ 12/	 9,10, 11	 All 	 2 		 ns
Asynchronous input minimum pulse width 21/	 11 	t _{PW1}		 9,10, 11	 All 	 T+10 <u>4</u> /		ns
INCLK Period	 12 	INCLK ₁		9,10, 11	01	 25 	62.5	ns
	† 				02	30	 62.5]
INCLK to SYSCLK delay	 12A	INCLK ²	i 	j 	01	2	12	ns
ŕ					02	 2 	 15 	
INCLK to SYSCLK delay	 12B	INCLK ₃	 		01	2	12	ns
•	 				02	2	 15 	1

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92284
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	 Symbol		 	sub-	 Group A Device sub- type		nits	 Unit
	İ		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ unless otherwise specified	group		Min	Max	
INCLK LOW time	Test no. 13	INCLK ₄	<u>10</u> / <u>11</u> / <u>12</u> /	 9,10, 11	01	10		ns
				 	02	12		
INCLK HIGH time	14	INCLK ₅		 	01	10		ns
 				 	02	12		
INCLK Rise Time	15	INCLK ₆		9,10, 11	All		5	ns
INCLK Fall Time <u>4</u> /	16	INCLK ₇		9,10,	All		5	ns
INCLK to deassertion of RESET (for phase synchronization of SYSCLK) 4/	17	INCLK ₈	<u>10</u> / <u>11</u> / <u>12</u> /	 9,10, 11 	All	0	5	ns
WARN synchronous deassertion hold minimum pulse width	18	t _{PW2}		9,10,	All	4 T		ns
BINV Synchronous output valid delay	19	BINV ₁	<u>10</u> / <u>11</u> / <u>12</u> /	 9,10,11 	01	0	8 <u>15</u> /	ns
from SYSCLK				 	02	0	9 <u>15</u> /	ns
Three-state synchronous SYSCLK output invalid delay for D ₃₁ -D ₀ 4/ <u>17</u> /	20	SYSCLK ₁₅	<u>10</u> / <u>11</u> / <u>12</u> /	 9,10, 11 	All	0	25	ns

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92284
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10

TABLE I. Electrical performance characteristics - Continued.

- 1/ All inputs except SYSCLK and INCLK.
- 2/ Verified at T12 max.
- $\underline{3}$ / All inputs/outputs are TTL compatible for V $_{
 m IH}$ / V $_{
 m IL}$ / V $_{
 m OH}$ and V $_{
 m OL}$ unless otherwise noted.
- 4/ This parameter limit is not 100% tested but guaranteed by characterization.
- 5/ Verified at T1 max.
- 6/ All outputs except SYSCLK.
- 7/ Outputs floating; holding TEST active with externally supplied SYSCLK at 100 KHz.
- 8/ Outputs floating; holding RESET active with externally supplied SYSCLK.
- 9/ Refer to 4.4.1c.
- $\underline{10}$ / All output timing specifications are for $C_{L} \leq 80$ pF of loading.
- $\underline{11}$ / All inputs are driven at 0 V for V_{IL} and 3.0 V for V_{IH}, V_{CC} = 4.5 V.
- $\underline{12}$ / See figure 3 for switching test and timing waveforms circuit.
- 13/ SYSCLK rise and fall times measured between 0.8 V and (V_{CC} -1.0 V).
- 14/ Synchronous outputs relative to SYSCLK rising edge are: A₃₁-A₀, BGRT, R/W SUP/US, LOCK,


 MPGM₁-MPGM₀, IREQ, IREQT, PIA, DREQT, DREQT₁-DREQT₀, PDA, OPT₂-OPT₀, STAT₂-STAT₀ and MSERR.
- 15/ The max limit is not tested at -55°C and 25°C, but guaranteed by +125°C testing.
- 16/ Three-state synchronous outputs relative to SYSCLK rising edge are: A₃₁-A₀, R/W, SUP/US, LOCK, MPGM₁-MPGM₀, IREQT, PIA, DREQT, DREQT₁-DREQT₀, PDA, OPT₂-OPT₀.
- 17/ Three-state output inactive test load. Three-state synchronous output invalid delay is measured as the time to a ±500 mV change from prior output level.
- 18/ Synchronous outputs relative to SYSCLK falling edge: IBREQ, DBREQ.
- 19/ Synchronous inputs are: BREQ, PEN, IRDY, IERR, IBACK, IDERR, DBACK, CDA.
- $\underline{20}$ / Synchronous inputs are: \underline{BREQ} , \underline{PEN} , \underline{IRDY} , \underline{IERR} , \underline{IBACK} , \underline{DERR} , \underline{DBACK} , \underline{CDA} , $\underline{I_{31}}$ - $\underline{I_0}$, \underline{DRDY} , and $\underline{D_{31}}$ - $\underline{D_0}$.
- 21/ Asynchronous inputs are: WARN, INTR3-0, TRAP3-0, CNTL1-0 and TEST.


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92284
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11


Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name
A-1	GND	C-10	GND	J-16	A ₁₆	R-12	STAT ₂
A-2	I ₁	C-11	GND	J-17	A ₁₄	R-13	GND
A-3	10	c-12	D ₂₂	K-1	I ₂₈	R-14	OPT ₁
A-4	D ₂	C-13	D ₂₆	K-2	125	R-15	A ₂
A-5	D4	C-14	Vcc	K-3	GND	R-16	A ₆
A-6	D ₆	C-15	D ₃₀	K-15	v _{cc}	R-17	A7
A-7	D9	C-16	D31	K-16	A ₁₂	T-1	INCLK
8-A	D11	C-17	A ₂₉	K-17	A ₁₃	T-2	BREQ
A-9	D ₁₂	D-1	I ₁₁	L-1	I ₂₇	T-3	DERR
A-10	D ₁₄	D-2	^I 10	L-2	^I 28	T-4	IRDY
A-11	^D 16	D-3	17	L-3	V _{CC}	T-5	WARN
A-12	D ₁₈	D-4	PIN169	L-15	v _{cc}	T-6	INTR ₂
A-13	D ₂₀	D-15	A ₃₁	L-16	A10	T-7	INTRO
A-14	D ₂₁	D-16	A ₂₈	L-17	A11	T-8	BINV
A-15	D ₂₅	D-17	A ₂₆	M-1	I ₂₉	T-9	BGRT
A-16	D ₂₇	E1	^I 13	M-2	¹ 30	T-10	DREQ
A-16	GND	E-2	^I 12	M-3	GND	T-11	LOCK
B-1	I ₆	E-3	v _{cc}	M-15	GND	т–12	MSERR
B-2	15	E-15	GND	M-16	A ₀	T-13	STATO
B-3	13	E-16	A ₂₇	M-17	A1	T-14	SUP/US
B-4	DO	E-17	A ₂₃	N-1	131	T-15	OPT ₁
B-5	D ₁	F-1	I ₁₆	N-2	TEST	T-16	Az
B-6	D ₅	F-2	^I 15	N-3	SYSCLK	T-17	A4
B-7	Dg	F-3	I ₁₄	N-15	GND	U-1	GND
B-8	D ₁₀	F-15	A ₂₅	N-16	MPGM ₁	U-2	PEN
B-9	D ₁₃	F-16	A ₂₄	N-17	MPGM _O	U-3	IERR
B-10	D ₁₅	F-17	A ₂₁	P-1	CNTL ₁	U-4	IBACK
B-11	D ₁₇	G-1	119	P-2	CNTLO	U-5	INTR ₃
B-12	D ₁₉	G-2	^I 18	P-3	PWRCLK	U-6	INTR ₁
B-13	D ₂₃	G-3	117	P-15	A ₅	U-7	TRAPO
B-14	D ₂₄	G-15	A ₂₂	P-16	A8	U-8	IBREQ
B-15	D ₂₈	G-16	A ₂₀	P-17	A9	U-9	IREQ
B-16	D ₂₉	G-17	A ₁₉	R-1	RESET	U-10	PIA
B-17	A ₃₀	н-1	¹ 20	R-2	CDA	U-11	R/W
c-1	19	H-2	1 ₂₂	R-3	DRDY	U-12	DREQT ₁
C-2	I ₈	H-3	I ₂₁	R-4	DBACK	U-13	DREQTO
C-3	14	н-15	GND	R-5	GND	U14	STAT ₁
C-4	I ₂	н-16	A ₁₈	R-6	v _{cc}	U~15	IREQT
C-5	GND	H-17	A ₁₇	R-7	TRAP ₁	U-16	OPT ₂
C-6	D3	J-1	I ₂₃	R-8	GND	U-17	GND
C-7	07	J-2	I ₂₄	R-9	DBREQ		
C-8	v _{cc}	J-3	GND	R-10	PDA		
C-9	v _{cc}	J-15	A ₁₅	R-11	v _{cc}		

FIGURE 1. <u>Terminal connections</u>.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92284
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12










FIGURE 3. <u>Switching test and timing waveforms circuits</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92284
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16

- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes B and S, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device classes M, B, and S.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes B and S, the test circuit shall be submitted to the qualifying activity. For device classes M, B, and S, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
 - 4.3 Qualification inspection.
- 4.3.1 <u>Qualification inspection for device classes B and S</u>. Qualification inspection for device classes B and S shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.3.2 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Quality conformance inspection for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. Inspections to be performed for device classes M, B, and S shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes B and S, subgroups 7 and 8 tests shall be sufficient to verify the truth table as approved by the qualifying activity. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
 - c. Subgroup 4 (c_{IN} , c_{INCLK} , c_{SYSCLK} , c_{OUT} , $c_{I/Q}$ measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. Sample size is five devices with no failures, and all input and output terminals tested.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92284
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 17

TABLE II. <u>Electrical test requirements</u>.

Test requirements		Subgroups ance with MI 5005, table	 Subgroups (in accordance with MIL-I-38535, table III) 		
	Device class	Device class	Device class	Device class	Device class
Interim electrical -parameters (see 4.2)					
Final electrical parameters (see 4.2)	1,2,3,7,8, 9,10,11 1/	1,2,3,7,8, 9,10,11 <u>1</u> /	1,2,3,7,8 9,10,11 2/	1,2,3,7,8, 9,10,11 1/	1,2,3,7,8, 9,10,11 2/
Group A test requirements (see 4.4)	1,2,3,4,7	1,2,3,4,7, 8,9,10,11		1,2,3,4,7,	1,2,3,4,7, 8,9,10,11
Group B end-point electrical parameters (see 4.4)			1,2,3,7,8		
Group C end-point electrical parameters (see 4.4)	1,2,3,7,8	1,2,3,7,8		1,2,3,7,8	1,2,3,7,8
Group D end-point electrical parameters (see 4.4)	1,2,3,7,8	 1,2,3,7,8 	1,2,3,7,8	1,2,3,7,8	1,2,3,7,8
Group E end-point electrical parameters (see 4.4)					

- $\underline{1}$ / PDA applies to subgroup 1.
- 2/ PDA applies to subgroups 1 and 7.
- 4.4.2 <u>Group B inspection</u>. The group B inspection end-point electrical parameters shall be as specified in table II herein. For device class S steady-state life tests, the test circuit shall be submitted to the qualifying activity.
- 4.4.3 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.3.1 Additional criteria for device classes M and B. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class B, the test circuit shall be submitted to the qualifying activity. For device classes M and B, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92284
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18

- 4.4.3.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.4 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes B, S, Q, and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes M, B, and S, the devices shall be subjected to radiation hardness assured tests as specified in MIL-M-38510 for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25\,^{\circ}\text{C}$ $\pm 5\,^{\circ}\text{C}$, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
 - PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V.
 - 6 NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device classes B and Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510 and MIL-STD-1331 and Table III.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92284
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 19

TABLE III. Pin description.

Symbol		Name and f	unction	
A ₃₁ -A ₀	Address Bus (three-sta	ite output, synchr	onous)	
31 0	The Address Bus transf accesses. For burst-m access in the sequence	node accesses, it	ess for all accesses except be transfers the address for the	urst-mode first
BGRT	Bus Grant (output, syn	nchronous)		
	This output signals to control of the channe	o an external mas l in response to l	<u>ter</u> that the processor is rel BREQ .	inquishing
BINV	Bus Invalid (output,	synchronous)		
	 This output indicates It defines an idle cy 	that the address	bus and related controls are el.	invalid.
BREQ	Bus Request (input, s	ynchronous)		
	This input allows oth channel.	ner masters to arb	itrate for control of the pro	cessor
CDA	Coprocessor Data Acce	ept (input, synchr	onous)	
	operation codes. For	r transfers to the	indicate the acceptance of opercoprocessor, the processor of the concessor of the concessor is a whene or the coprocessor is a	on normally
CNTL ₁ -CNTL ₀	CPU Control (input,	asynchronous)		
, 0	These inputs control	the processor mo	de:	
	CNTL ₁	CNTL ₂	Mode	
	0	0	Load Test Instruction Step	†
		1 0	Halt	ļ
	1	1	Normal	
D ₃₁ -D ₀	Data Bus (bidirection			
 	The Data Bus transformations.	ers data to and f	rom the processor for load and	d store

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92284
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 20

Symbol	Name and function
DBACK	Data Burst Acknowledge (input, synchronous) This input is active whenever a burst-mode data access has been established. It may be active even though no data are currently being accessed.
DBREQ	Data Burst Request (three-state output, synchronous) This signal is used to establish a burst-mode data access and to request data transfers during a burst-mode data access. DBREQ may be active even though the address bus is being used for an instruction access. This signal becomes valid late in the cycle, with respect to DREQ.
DERR	Data Error (input, synchronous) This input indicates that an error occurred during the current data access. For a load, the processor ignores the content of the data bus. For a store, the access is terminated. In either case, a Data Access Exception trap occurs. The processor ignores this signal if there is no pending data access.
DRDY	Data Ready (input, synchronous) For loads, this input indicates that valid data is on the data bus. For stores, it indicates that the access is complete, and that data need no longer be driven on the data bus. The processor ignores this signal if there is no pending data access.
DREQ	Data Request (three-state output, synchronous) This signal requests a data access. When it is active, the address for the access appears on the address bus.
DREQT ₁ -DREQT ₀	Data Request Type (three-state output, synchronous) These signals specify the address space of a data access, as follows (the value "x" is a "don't care"):
 	DREQT ₁ DREQT ₀ Meaning
	0 0 Instruction/data memory access 0 1 Input/output access 1 x Coprocessor transfer
	An interrupt/trap vector request is indicated as a data-memory read. If required, the system can identify the vector fetch by the STAT ₂ -STAT ₀ outputs. DREQT ₁ -DREQT ₀ are valid only when DREQ is active.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92284
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 21

Symbol	Name and function
I ₃₁ -I ₀	Instruction Bus (input, synchronous) The instruction Bus transfers instructions to the processor.
IBACK	Instruction Burst Acknowledge (input, synchronous) This input is active whenever a burst-mode instruction access has been established. It may be active even though no instructions are currently being accessed.
IBREQ	Instruction Burst Request (three-state output, synchronous) This signal is used to establish a burst-mode instruction access and to request instruction transfers during a burst-mode instruction access. IBREQ may be active even though the address bus is being used for a data access. This signal becomes valid late in the cycle with respect to IREQ.
IERR	Instruction Error (input, synchronous) This indicates that an error occurred during the current instruction access. The processor ignores the content of the instruction bus, and an Instruction Access Exception trap occurs if the processor attempts to execute the invalid instruction. The processor ignores this signal if there is no pending instruction access.
INCLK	Input Clock (input) When the processor generates the clock for the system, this is an oscillator input to the processor at twice the processor's operating frequency. In systems where the clock is not generated by the processor, this signal must be tied High or Low, except in certain master/slave configurations.
INTR ₃ -INTR ₀	Interrupt Request (input, asynchronous) These inputs generate prioritized interrupt requests. The interrupt caused by INTR ₀ has the highest priority, and the interrupt caused by INTR ₃ has the lowest priority. The interrupt requests are masked in prioritized order by the Interrupt Mask field in the Current Processor Status Register.
IRDY	Instruction Ready (input, synchronous) This input indicates that a valid instruction is on the instruction bus. The processor ignores this signal if there is no pending instruction access.
IREQ	Instruction Request (three-state output, synchronous) This signal requests an instruction access. When it is active, the address for the access appears on the address bus.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92284
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 22

Symbol	Name and function						
REQT	Instruction Request Type (three-state output, synchronous)						
	This signal specifies the address space of an instruction request when IREQ is active:						
	IREQT Meaning						
•	0 Instruction/data memory access 1 Instruction read-only memory access						
оск	Lock (three-state output, synchronous)						
	This output allows the implementation of various channel and device interlocks. It may be active only for the duration of an access, or active for an extended period of time under control of the Lock bit in the Current Processor Status.						
IPGM ₁ -MPGM _O	MMU Programmable (three-state output, synchronous)						
	These outputs reflect the value of two PGM bits in the Translation Look-Aside Buffer entry associated with the access. If no address translation is performed, these signals are both Low.						
ISERR	Master/Slave Error (output, synchronous)						
	This output shows the result of the comparison of processor outputs with the signals provided internally to the off-chip drivers. If there is a difference for any enabled driver, this line is asserted.						
PDA	Pipelined Data Access (Three-state Output, synchronous)						
	If DREQ is not active, this output indicates that a data access is pipelined with another in-progress data access. The indicated access cannot be completed until the first access is complete. The completion of the first access is signaled by the assertion of DREQ.						
PEN	Pipeline Enable (input, synchronous)						
	This signal allows devices that can support pipelined accesses (i.e., that have input latches for the address and required controls) to signal that a second access may begin while the first is being completed.						
·IN169	Alignment Pin						
	In the PGA package this pin is used to indicate proper pin-alignment of the device and is used by the ADAPT29K to communicate its presence to the system.						

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92284
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 23

Symbol	<u> </u>			Name	e and fur	nction	1	
OPT2-OPT0	Option Contro	ol (three	-state	outpu	ıt, syncl	nronou	<u>(s)</u>	
	that begins a on OPT ₁ , and	an access bit 16 o definiti	. Bit in OPT _O ons of	18 of these	f the in	struct	of the load or store instion is reflected on OPT ₂ sed on DREQT) are as foll	, bit 17
	value "x" is							
•	DREQT ₁	DREQTO	OPT ₂	OPT ₁	орт _о		Meaning	
	0	×	0	0	0	Wor Byt	rd-length access	
		x x 0 0	1	0	0	Ins Cac	f-word access truction ROM access (as the control	data)
		0 -all	1 other	1 s-	0	ADA Res	PT29K accesses served	
	for a read,	regardle ioes not	ss of explic	the ir itl <u>y r</u>	ndicated o <u>r</u> event a	data a stor	e to the instruction ROM	
PIA	If IREQ is r	not activ ith anoth ompleted	e, thi er in- until	s outp progre the fi	out indicess insti	cates ructions	that an instruction acce on access. The indicated complete. The completi IREQ.	access
R∕₩	Read/Write ((three-st	ate ou	tput,	synchro	nous)		
	the system,	or from	the sy	stem t	o the p	ocess	ransfer <u>r</u> ed from the proc o <u>or.</u> R/W is valid only IREQ is active.	
RESET	Reset (input	, asynch	ronous	<u>)</u>				
	This input p	olaces th	e proc	essor	in the I	Reset	mode.	
PWRCLK	Power Supply	for SYSC	LK Dri	ver				
	SYSCLK driver the clock for device genera	the sys	used tem. ock on	to det If pow the S	ermine were (+5 v GYSCLK ou	whethe volts) utput.	out driver. It isolates or or not the device gene is applied to this pin, If this pin is grounde estem on the SYSCLK input	rates the d, the
								,
	NDARDIZED ARY DRAWING				SIZE			5962-9
	ONICS SUPPLY	CENTE	D		A	l		

24

Symbol			Na	ame and function
STAT2-STAT0	CPU Status	(output,	synchronou	us)
				ate of the processor's execution stage on the oded as follows:
	STAT ₂	STAT ₁	STATO	Condition
		0 0 1	0 1 0	Halt or Step Modes Pipeline Hold Mode Load Test Instruction Mode, Halt/Freeze
	0 1 1	1 0 0	1 0 1	Wait Mode Interrupt Return Taking Interrupt or Trap
		1	0 1	Non-sequential Instruction Fetch Executing Mode
SUP/US	Supervisor/L	Jser Mode	(three-sta	ate output, synchronous)
	!			ram mode for an access. sh the channel (in response to $\overline{\text{BREQ}}$) when $\overline{\text{LOCK}}$
SYSCLK		ner a clo	ck output w	with a frequency that is half that of INCLK, or generator at the processor's operating
TEST	Test Mode (i	nput, as	nchronous)	
				processor is in Test made. All submits and
	bidirections	il lines,	except MSE	processor is in Test mode. All outputs and RR, are forced to the high-impedance state.
TRAP ₁ -TRAP ₀	bidirections			RR, are forced to the high-impedance state.
TRAP ₁ -TRAP ₀	Trap Request	(input, generate	asynchrono prioritiz	ed trap requests. The trap caused by TRAP has ap requests are disabled by the DA bit of the
TRAP ₁ -TRAP ₀	Trap Request These inputs	generate priority.	asynchrono e prioritiz . These tr atus Regist	RR, are forced to the high-impedance state. (us) Red trap requests. The trap caused by TRAP has ap requests are disabled by the DA bit of the er.
	Trap Request These inputs the highest Current Proc Warn (input, A high-to-lo	generate priority essor Sta asynchro w transit passes th	asynchrono e prioritiz . These tr atus Regist onous, edge tion on thi	ed trap requests. The trap caused by TRAP has ap requests are disabled by the DA bit of the er.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92284
		REVISION LEVEL	SHEET 25

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the four major microcircuit requirements documents (MIL-M-38510, MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The four military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all four documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>listing</u>
New MIL-M-38510 Military Detail Specifications (in the SMD format)	5962-XXXXXZZ(B or S)YY	QPL-38510 (Part 1 or 2)	MIL-BUL-103
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

- 6.7 Sources of supply.
- 6.7.1 <u>Sources of supply for device classes B and S</u>. Sources of supply for device classes B and S are listed in QPL-38510.
- 6.7.2 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.3 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92284
		REVISION LEVEL	SHEET 26

DESC FORM 193A

JUL 91

JULO 7 1883 037634 _ _ _