

T-46-07-07

**MOTOROLA**

## Advance Information

### Dual J-K Negative Edge-Triggered Flip-Flop



**ELECTRICALLY TESTED PER:  
MIL-M-38510/34103**

The 54F112 consists of two high-speed, completely independent JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the Clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on  $\overline{SD}$  or  $\overline{CD}$  prevents clocking and forces Q or  $\overline{Q}$  HIGH, respectively. Simultaneous LOW signals on  $\overline{SD}$  and  $\overline{CD}$  force both Q and  $\overline{Q}$  HIGH.

### Asynchronous Inputs:

Asynchronous inputs:  
 LOW Input to  $\overline{S}_D$  sets Q to HIGH level  
 LOW Input to  $\overline{C}_D$  sets Q to LOW level  
 Clear and Set are independent of clock  
 Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$  makes both Q and  $\overline{Q}$  HIGH

### AC TEST CIRCUIT



**NOTES:**

1.  $V_{IN}$  = Input pulse has the following characteristics:  $t_r = t_f \leq 2.5$  ns,  $PRR \leq 1.0$  MHz.
2. Terminal conditions (pins not designated may be high  $\geq 2.0$  V, low  $\leq 0.8$  V, or open).
3.  $C_L = 50$  pF  $\pm 10\%$  Including scope probe, wiring and stray capacitance, without package in test fixture.
4. Voltage measurements are to be made with respect to network ground terminal.
5.  $R_1 = R_2 = 499 \Omega \pm 5.0\%$ .
6. When testing  $f_{MAX}$ , the output frequency shall be 1/2 the input frequency.

**This document contains information on a new product. Specifications and information herein are subject to change without notice.**

## Military 54F112

**AVAILABLE AS:**

- 1) JAN: \*  
2) SMD: \*  
3) 883C: 54F112/BXAJC

**X = CASE OUTLINE AS FOLLOWS:**

PACKAGE: CERDIP; E

CERFLAT: F

LCC: 2

**\*Call Factory for latest update**

## PIN ASSIGNMENTS

| FUNCTION | DIL | FLATS | LCC | BURN-IN<br>(CONDITION A) |
|----------|-----|-------|-----|--------------------------|
| CP1      | 1   | 1     | 2   | VCC                      |
| K1       | 2   | 2     | 3   | VCC                      |
| J1       | 3   | 3     | 4   | VCC                      |
| SD1      | 4   | 4     | 5   | GND                      |
| Q1       | 5   | 5     | 7   | OPEN                     |
| Q1       | 6   | 6     | 8   | OPEN                     |
| Q2       | 7   | 7     | 9   | OPEN                     |
| GND      | 8   | 8     | 10  | GND                      |
| Q2       | 9   | 9     | 12  | OPEN                     |
| SD2      | 10  | 10    | 13  | GND                      |
| J2       | 11  | 11    | 14  | VCC                      |
| K2       | 12  | 12    | 15  | VCC                      |
| CP2      | 13  | 13    | 17  | VCC                      |
| CD2      | 14  | 14    | 18  | GND                      |
| CD1      | 15  | 15    | 19  | GND                      |
| VCC      | 16  | 16    | 20  | VCC                      |

**BURN-IN CONDITIONS:**


**V<sub>CC</sub> = 5.0 V MIN/6.0 V MAX**

**Table 1**

| Test Type | S1     |
|-----------|--------|
| tPLH      | open   |
| tPHL      | open   |
| tPHZ      | open   |
| tPZH      | open   |
| tPLZ      | closed |
| tPZL      | closed |

T-46-07-07

## 54F112

LOGIC DIAGRAM  
(one half show)


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

TRUTH TABLE


| Inputs  |   | Outputs        |
|---------|---|----------------|
| @ $t_n$ |   | @ $t_{n+1}$    |
| J       | K | Q              |
| L       | L | Q <sub>n</sub> |
| L       | H | L              |
| H       | L | H              |
| H       | H | Q <sub>n</sub> |

$t_n$  = Bit time before clock pulse  
 $t_{n+1}$  = Bit time after clock pulse  
 H = HIGH Voltage Level  
 L = LOW Voltage Level

CONNECTION DIAGRAM







LOGIC DIAGRAM



5

WAVEFORMS



MOTOROLA MILITARY ALS/FAST/LS/TTL DATA

T-46-07-07

## 54F112

| Symbol           | Parameter                                      | Limits     |      |             |      |             |      | Units | Test Condition<br>(Unless Otherwise Specified)                                                                                             |
|------------------|------------------------------------------------|------------|------|-------------|------|-------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------|
|                  | Static<br>Parameters:                          | +25°C      |      | +125°C      |      | -55°C       |      |       |                                                                                                                                            |
|                  |                                                | Subgroup 1 |      | Subgroup 2  |      | Subgroup 3  |      |       |                                                                                                                                            |
|                  |                                                | Min        | Max  | Min         | Max  | Min         | Max  |       |                                                                                                                                            |
| V <sub>OH</sub>  | Logical "1" Output Voltage                     | 2.5        |      | 2.5         |      | 2.5         |      | V     | V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1.0 mA, V <sub>IN</sub> = 2.0 V, other Inputs = 0.8 V, CP = (See Note 1).                      |
| V <sub>OL</sub>  | Logical "0" Output Voltage                     |            | 0.5  |             | 0.5  |             | 0.5  | V     | V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 20 mA, V <sub>IL</sub> = 0.8 V, other Inputs = 4.5 V or 2.0 V, CP = (See Note 1).               |
| V <sub>IC</sub>  | Input Clamping Voltage                         |            | -1.2 |             |      |             |      | V     | V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA, other Inputs are open.                                                                  |
| I <sub>IH</sub>  | Logical "1" Input Current                      |            | 20   |             | 20   |             | 20   | μA    | V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, J = 4.5 V, other inputs = GND, 4.5 V, (2.7 V) or (See Note 1).                           |
| I <sub>IHH</sub> | Logical "1" Input Current                      |            | 100  |             | 100  |             | 100  | μA    | V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 7.0 V, J = 4.5 V, other inputs = GND, 4.5 V, (7.0 V) or (See Note 1).                          |
| I <sub>IL</sub>  | Logical "0" Input Current K and J              | -0.03      | -0.6 | -0.03       | -0.6 | -0.03       | -0.6 | mA    | V <sub>CC</sub> = 5.5 V, V <sub>IL</sub> = 0.5 V, other inputs = 4.5 V, SD1 & CD1 = 4.5 V or (See Note 1).                                 |
| I <sub>IL</sub>  | Logical "0" Input Current CD1 and 2, SD1 and 2 | -0.09      | -1.8 | -0.09       | -1.8 | -0.09       | -1.8 | mA    | V <sub>CC</sub> = 5.5 V, V <sub>IN(CP)</sub> = 0.5 V, other inputs = 4.5 V, CDn = (See Note 1).                                            |
| I <sub>IL</sub>  | Logical "0" Input Current CP1 and 2            | -0.12      | -2.4 | -0.12       | -2.4 | -0.12       | -2.4 | mA    | V <sub>CC</sub> = 5.5 V, CD = 0.5 V, SD = 0 V, other inputs = 4.5 V.                                                                       |
| I <sub>OD</sub>  | Diode Current                                  | 60         |      | 60          |      | 60          |      | mA    | V <sub>CC</sub> = 4.5 V, V <sub>IN</sub> = 5.5 V, SD = 0 V or 5.5 V, V <sub>OUT</sub> = 2.5 V.                                             |
| I <sub>OS</sub>  | Short Circuit Output Current                   | -60        | -150 | -60         | -150 | -60         | -150 | mA    | V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 4.5 V, SD = GND, V <sub>OUT</sub> = 0 V.                                                        |
| I <sub>CC</sub>  | Power Supply Current                           |            | 19   |             | 19   |             | 19   | mA    | V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 4.5 V, SD = GND or 4.5 V.                                                                       |
| V <sub>IH</sub>  | Logical "1" Input Voltage                      | 2.0        |      | 2.0         |      | 2.0         |      | V     | V <sub>CC</sub> = 4.5 V.                                                                                                                   |
| V <sub>IL</sub>  | Logical "0" Input Voltage                      |            | 0.8  |             | 0.8  |             | 0.8  | V     | V <sub>CC</sub> = 4.5 V.                                                                                                                   |
|                  | Functional Tests                               | Subgroup 7 |      | Subgroup 8A |      | Subgroup 8B |      |       | per Truth Table with V <sub>CC</sub> = 4.5 V, (Repeat at) V <sub>CC</sub> = 5.5 V, V <sub>INL</sub> = 0.5 V, and V <sub>INH</sub> = 2.5 V. |
|                  |                                                |            |      |             |      |             |      |       |                                                                                                                                            |

## NOTE:

1. Apply all voltages, then apply 3.0 V, 0 V, 3.0 V to CD $\bar{X}$ , or SD $\bar{X}$  (as required) then make measurement.

T-46-07-07

## 54F112

| Symbol            | Parameter                                                                       | Limits     |     |             |     |             |     | Units | Test Condition<br>(Unless Otherwise Specified)                                                      |
|-------------------|---------------------------------------------------------------------------------|------------|-----|-------------|-----|-------------|-----|-------|-----------------------------------------------------------------------------------------------------|
|                   | Switching<br>Parameters                                                         | +25°C      |     | +125°C      |     | −55°C       |     |       |                                                                                                     |
|                   |                                                                                 | Subgroup 9 |     | Subgroup 10 |     | Subgroup 11 |     |       |                                                                                                     |
|                   |                                                                                 | Min        | Max | Min         | Max | Min         | Max |       |                                                                                                     |
| t <sub>PHL1</sub> | Propagation Delay<br>/Data-Output<br>CP to Q                                    | 3.3        | 7.7 | 2.5         | 9.5 | 2.5         | 9.5 | ns    | V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF,<br>R <sub>1</sub> = R <sub>2</sub> = 499 Ω ± 5.0%. |
| t <sub>PLH1</sub> | Propagation Delay<br>/Data-Output<br>CP to Q                                    | 3.3        | 7.7 | 2.5         | 9.5 | 2.5         | 9.5 | ns    | V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF,<br>R <sub>1</sub> = R <sub>2</sub> = 499 Ω ± 5.0%. |
| t <sub>PHL2</sub> | Propagation Delay<br>/Data-Output<br>CP to $\bar{Q}$                            | 3.3        | 7.7 | 2.5         | 9.5 | 2.5         | 9.5 | ns    | V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF,<br>R <sub>1</sub> = R <sub>2</sub> = 499 Ω ± 5.0%. |
| t <sub>PLH2</sub> | Propagation Delay<br>/Data-Output<br>CP to $\bar{Q}$                            | 3.3        | 7.7 | 2.5         | 9.5 | 2.5         | 9.5 | ns    | V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF,<br>R <sub>1</sub> = R <sub>2</sub> = 499 Ω ± 5.0%. |
| t <sub>PHL3</sub> | Propagation Delay<br>/Data-Output<br>$\bar{CD}$ or $\bar{SD}$ to Q or $\bar{Q}$ | 3.3        | 7.7 | 2.0         | 9.5 | 2.0         | 9.5 | ns    | V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF,<br>R <sub>1</sub> = R <sub>2</sub> = 499 Ω ± 5.0%. |
| t <sub>PLH3</sub> | Propagation Delay<br>/Data-Output<br>$\bar{CD}$ or $\bar{SD}$ to Q or $\bar{Q}$ | 3.0        | 7.0 | 2.0         | 9.0 | 2.0         | 9.0 | ns    | V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF,<br>R <sub>1</sub> = R <sub>2</sub> = 499 Ω ± 5.0%. |
| t <sub>PHL4</sub> | Propagation Delay<br>/Data-Output<br>$\bar{CD}$ or $\bar{SD}$ to Q or $\bar{Q}$ | 3.3        | 7.7 | 2.5         | 9.5 | 2.5         | 9.5 | ns    | V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF,<br>R <sub>1</sub> = R <sub>2</sub> = 499 Ω ± 5.0%. |
| t <sub>PLH4</sub> | Propagation Delay<br>/Data-Output<br>$\bar{CD}$ or $\bar{SD}$ to Q or $\bar{Q}$ | 3.0        | 7.0 | 2.0         | 9.0 | 2.0         | 9.0 | ns    | V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF,<br>R <sub>1</sub> = R <sub>2</sub> = 499 Ω ± 5.0%. |
| f <sub>MAX</sub>  | Maximum Clock<br>Frequency                                                      | 90         |     | 90          |     | 90          |     | MHz   | V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF,<br>R <sub>1</sub> = R <sub>2</sub> = 499 Ω ± 5.0%. |

5