

4-BIT SINGLE-CHIP MICROCONTROLLER

The μPD17P103 is a tiny microcontroller consisting of a 1K-byte ROM, 16-word RAM, and 11 input/output ports. It is a one-time PROM version of the μPD17103, whose internal mask ROM is replaced with a one-time PROM.

Two μPD17P103 models are available: μPD17P103CX, which allows a program to be written only once, and μPD17P103GS. They are suitable for evaluation of μPD17103 and for small-scale production.

The μPD17000 architecture of the CPU uses general registers so that data memory can be manipulated directly for effective programming. Every instruction is 1 word long, consisting of 16 bits.

FEATURES

- Compatible with the μPD17103
- Program memory (one-time PROM): 1K bytes (512 words × 16 bits)
- Data memory (RAM): 16 words × 4 bits
- Input/output ports: 11 ports (including three N-ch open-drain outputs)
- Instruction execution time: 2 µs (with 8-MHz crystal or ceramic resonator connected)
- Number of instructions: 24 (Each instruction is 1 word long.)
- Stack level: 1
- A standby function is supported (with the STOP and HALT instructions).
- Data memory can retain data on low voltage (2.0 V at minimum).
- An oscillator is included for the system clock (for crystal or ceramic resonator).
- Operating supply voltage: 2.7 to 6.0 V (at 2 MHz)
4.5 to 6.0 V (at 8 MHz)


APPLICATIONS

- Controlling electric appliances or toys
- Providing general-purpose logic ICs in one chip


ORDERING INFORMATION

Order Code	Package
μPD17P103CX	16-pin plastic DIP (300 mil)
μPD17P103GS	16-pin plastic SOP (300 mil)

PIN CONFIGURATION (Top View)



BLOCK DIAGRAM



PIN FUNCTIONS**PIN FUNCTIONS**

● Port pins

2

PIN NAME	INPUT/OUTPUT	DUAL FUNCTION PIN		FUNCTION		When writing to program memory or verifying its contents	WHEN RESET				
P0B0	Input/output	RLSHALT	MD0	• N-ch open-drain 4-bit input/output port (port 0B)	For the HALT mode releasing	Mode selection pin	High impedance (input mode)				
P0B1		RLSTOP	MD1		For the STOP mode releasing						
P0B2		MD2									
P0C0	Input/output	D4		• CMOS (push-pull) 4-bit input/output port (port 0C)		8-bit data input/output pin (high-order 4 bits)	High impedance (input mode)				
P0C1		D5									
P0C2		D6									
P0C3		D7									
P0D0	Input/output	D0		• CMOS (push-pull) 4-bit input/output port (port 0D)		8-bit data input/output pin (low-order 4 bits)	High impedance (input mode)				
P0D1		D1									
P0D2		D2									
P0D3		D3									


● Non-port pins

PIN NAME	INPUT/OUTPUT	DUAL FUNCTION PIN	FUNCTION	When writing to program memory or verifying its contents
RESET	Input	V _{pp}	System reset input pin	Voltage is applied to this pin (+12.5 V)
V _{DD}			Positive power supply pin	Positive power supply pin (+6.0 V)
GND			GND pin	GND pin
X _{IN}			Pins to be connected to the system clock resonator	Program memory address update
X _{OUT}		MD3	Pins to be connected to the system clock resonator	Mode selection pin


PIN INPUT/OUTPUT CIRCUITS

Following are schematics of the input/output circuits of the pins of the μPD17P103.


(1) POC and POD



(2) POB₀ and POB₁




(3) POB₂



2

(4) RESET



9. DIFFERENCES BETWEEN THE μPD17P103 AND μPD17103

The μPD17P103 is a one-time PROM version of the μPD17103, in which the internal mask ROM is replaced with a one-time PROM. The μPD17P103 has the same CPU functions and internal hardwares as those of μPD17103 except for its program memory and mask option. Table 9-1 lists the differences between them.

Table 9-1 Differences between μPD17P103 and μPD17103

ITEM	μPD17P103	μPD17103
ROM	One-time PROM 512 x 16 bits	Mask ROM 512 x 16 bits
Pull-up resistors of pins P0B ₀ to P0B ₂	None	Mask option
Pull-up resistors of RESET pin	None	Mask option
Connection pin	V _{PP} pin and operation mode selection pins are provided.	V _{PP} pin and operation mode selection pins are not provided.
Power supply	2.7 to 6.0 V (at 2 MHz) 4.5 to 6.0 V (at 8 MHz)	
Package	16-pin DIP 16-pin SOP	

10. WRITING TO AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)

The μPD17P103's internal program memory consists of a 512 x 16 bit one-time PROM.

Writing to the one-time PROM or verifying the contents of the PROM is accomplished using the pins shown in the table below. Note that address inputs are not used; instead, the address is updated using the clock input from the X_{IN} pin.

PIN NAME	FUNCTION
V _{PP}	Voltage is applied to this pin when writing to program memory or verifying its contents.
X _{IN}	Input pin for address update clock used when writing to program memory or verifying its contents.
MD ₀ to MD ₃	Pins that turn to input pins and are used as operation mode selection pins when writing to program memory or verifying its contents
D ₀ to D ₇	Input/output pins for 8-bit data used when writing to program memory or verifying its contents

10.1 Program Memory Write/Verify Modes

If +6 V is applied to the V_{DD} pin and +12.5 V is applied to the V_{PP} pin after a certain duration of reset status (V_{DD} = 5 V, RESET = 0 V), the μPD17P103 enters program memory write/verify mode. A specific operating mode is then selected by setting the MD₀ through MD₃ pins as follows. Set the other unused pins to GND level by means of pull-down resistors.

Operating mode specification						Operating mode
V _{PP}	V _{DD}	MD ₀	MD ₁	MD ₂	MD ₃	
+12.5 V	+6 V	H	L	H	L	Program memory address clear mode
		L	H	H	H	Write mode
		L	L	H	H	Verify mode
		H	X	H	H	Program inhibit mode

X: L (low) or H (high)


10.2 Writing to Program Memory

The procedure for writing to program memory is described below: high-speed write is possible.

- (1) Pull low the levels on all unused pins to GND by means of resistors. Bring X_{IN} to low level.
- (2) Apply 5 V to V_{DD} and bring V_{PP} to low level.
- (3) Wait 10 μ s. Then apply 5 V to V_{PP}.
- (4) Set the mode selection pins to program memory address clear mode.
- (5) Apply 6 V to V_{DD} and 12.5 V to V_{PP}.
- (6) Select program inhibit mode.
- (7) Write data in 1 ms write mode.
- (8) Select program inhibit mode.
- (9) Select verify mode. If the write operation is found successful, proceed to step (10). If the operation is found unsuccessful, repeat steps (7) to (9).
- (10) Perform additional write for (number of repetitions of steps (7) to (9)) x 1 ms.
- (11) Select program inhibit mode.
- (12) Increment the program memory address by one on reception of four pulses on the X_{IN} pin.

- (13) Repeat steps (7) to (12) until the last address is reached.
- (14) Select program memory address clear mode.
- (15) Apply 5 V to the V_{DD} and V_{PP} pins.
- (16) Turn power off.


The timing for steps (2) to (12) is shown below.



10.3 Reading Program Memory

- (1) Pull low the levels of all unused pins to GND by means of resistors. Bring X_{IN} to low level.
- (2) Apply 5 V to V_{DD} and bring V_{PP} to low level.
- (3) Wait 10 μ s. Then apply 5 V to V_{PP} .
- (4) Set the mode selection pins to program memory address clear mode.
- (5) Apply 6 V to V_{DD} and 12.5 V to V_{PP} .
- (6) Select program inhibit mode.
- (7) Select verify mode. Data is output sequentially one address at a time for each cycle of four clock pulses on the X_{IN} pin.
- (8) Select program inhibit mode.
- (9) Select program memory address clear mode.
- (10) Apply 5 V to the V_{DD} and V_{PP} pins.
- (11) Turn power off.

The timing for steps (2) to (9) is shown below.



11. RESERVED WORDS

Table 11-1 lists the reserved words defined in the μPD17P103 device file (AS17103).

Table 11-1 Reserved Words

Name	Attribute	Value	Read/write	Description
P0B0	FLG	0.71H.0	Read/write	Bit 0 of port 0B
P0B1	FLG	0.71H.1	Read/write	Bit 1 of port 0B
P0B2	FLG	0.71H.2	Read/write	Bit 2 of port 0B
*P0B3	FLG	0.71H.3	Read	Always set to 0
P0C0	FLG	0.72H.0	Read/write	Bit 0 of port 0C
P0C1	FLG	0.72H.1	Read/write	Bit 1 of port 0C
P0C2	FLG	0.72H.2	Read/write	Bit 2 of port 0C
P0C3	FLG	0.72H.3	Read/write	Bit 3 of port 0C
P0D0	FLG	0.73H.0	Read/write	Bit 0 of port 0D
P0D1	FLG	0.73H.1	Read/write	Bit 1 of port 0D
P0D2	FLG	0.73H.2	Read/write	Bit 2 of port 0D
P0D3	FLG	0.73H.3	Read/write	Bit 3 of port 0D
BCD	FLG	0.7EH.0	Read/write	BCD arithmetic flag
PSW	MEM	0.7FH	Read/write	Program status word
Z	FLG	0.7FH.1	Read/write	Zero flag
CY	FLG	0.7FH.2	Read/write	Carry flag
CMP	FLG	0.7FH.3	Read/write	Compare flag

- Although P0B3 does not exist in the μPD17P103, it is defined as a ready-only flag so that it is treated as a dummy bit when a built-in macro is used.

12. INSTRUCTION SET**12.1 Instruction Set List**

		b ₁₅	0		1	
		b ₁₄ -b ₁₁				
BIN	HEX					
0 0 0 0	0	ADD	r, m		ADD	m, #i
0 0 0 1	1	SUB	r, m		SUB	m, #i
0 0 1 0	2	ADDC	r, m		ADDC	m, #i
0 0 1 1	3	SUBC	r, m		SUBC	m, #i
0 1 0 0	4	AND	r, m		AND	m, #i
0 1 0 1	5	XOR	r, m		XOR	m, #i
0 1 1 0	6	OR	r, m		OR	m, #i
0 1 1 1	7	RET				
		RETSK				
		RORC	r			
		STOP	s			
		HALT	h			
		NOP				
1 0 0 0	8	LD	r, m		ST	m, r
1 0 0 1	9	SKE	m, #i		SKGE	m, #i
1 0 1 0	A					
1 0 1 1	B	SKNE	m, #i		SKLT	m, #i
1 1 0 0	C	BR	addr		CALL	addr
1 1 0 1	D				MOV	m, #i
1 1 1 0	E				SKT	m, #n
1 1 1 1	F				SKF	m, #n

12.2 INSTRUCTIONS LIST

Legend:

M	: One of data memory	n	: Bit position : 4 bits
m	: Data memory address specified by [m _H , m _L] of each bank	addr	: One of program memory address : 11 bits
m _H	: Data memory address high (row address) ; 3 bits	a _H	: Program memory address high : 3 bits
m _L	: Data memory address low (column address) ; 4 bits	a _M	: Program memory address middle : 4 bits
R	: One of general register specified by [(RP), r]	a _L	: Program memory address low : 4 bits
r	: General register address low (column address) ; 4 bits	CY	: Carry flag
RP	: General register pointer	CMP	: Compare flag
PC	: Program counter	s	: Stop release condition
SP	: Stack pointer	h	: Halt release condition
STACK	: Stack specified by (SP)	[]	: Address of M.R
i	: Immediate data : 4 bits	()	: Contents of M.R

Type	Nemonic	Operand	Function	Operation	Machine code			
					Op code	3 bits	4 bits	4 bits
Add	ADD	r, m	Add memory to register	R ← (R) + (M)	00000	m _H	m _L	r
		m, #i	Add immediate data to memory	M ← (M) + i	10000	m _H	m _L	i
	ADDC	r, m	Add memory to register with carry	R ← (R) + (M) + (CY)	00010	m _H	m _L	r
		m, #i	Add immediate data to memory with carry	R ← (M) + i + (CY)	10010	m _H	m _L	i
Subtract	SUB	r, m	Subtract memory from register	R ← (R) - (M)	00001	m _H	m _L	r
		m, #i	Subtract immediate data from memory	M ← (M) - i	10001	m _H	m _L	i
	SUBC	r, m	Subtract memory from register with borrow	R ← (R) - (M) - (CY)	00011	m _H	m _L	r
		m, #i	Subtract immediate data from memory with borrow	M ← (M) - i - (CY)	10011	m _H	m _L	i
Compare	SKE	m, #i	Skip if memory equal to immediate data	M - i, skip if zero	01001	m _H	m _L	i
	SKGE	m, #i	Skip if memory greater than or equal to immediate data	M - i, skip if not borrow	11001	m _H	m _L	i
	SKLT	m, #i	Skip if memory less than immediate data	M - i, skip if borrow	11011	m _H	m _L	i
	SKNE	m, #i	Skip if memory not equal to immediate data	M - i, skip if not zero	01011	m _H	m _L	i
Logical operation	AND	m, #i	Logical AND of memory and immediate data	M ← (M) AND i	10100	m _H	m _L	i
		r, m	Logical AND of register and memory	R ← (R) AND (M)	00100	m _H	m _L	r
	OR	m, #i	Logical OR of memory and immediate data	M ← (M) OR i	10110	m _H	m _L	i
		r, m	Logical OR of register and memory	R ← (R) OR (M)	00110	m _H	m _L	r
XOR	XOR	m, #i	Logical XOR of memory and immediate data	M ← (M) XOR i	10101	m _H	m _L	i
		r, m	Logical XOR of register and memory	R ← (R) XOR (M)	00101	m _H	m _L	r
	LD	r, m	Load memory to register	R ← (M)	01000	m _H	m _L	r
	ST	m, r	Store register to memory	(M) ← R	11000	m _H	m _L	r
Transfer	MOV	m, #i	Move immediate data to memory	M ← i	11101	m _H	m _L	i
	SKT	m, #n	Test memory bits, then skip if all bits specified are true	CMP ← 0 skip if M _n =all "1"	11110	m _H	m _L	n
	SKF	m, #n	Test memory bits, then skip if all bits specified are false	CMP ← 0 skip if M _n =all "0"	11111	m _H	m _L	n

Type	Mnemonic	Operand	Function	Operation	Machine code			
					Op code	3 bits	4 bits	4 bits
Branch	BR	addr	Jump to the address	PC←ADDR	01100	a _H	a _M	a _L
Shift	RORC	r	Rotate register right with carry	(CY)→(R)→CY	00111	000	0111	r
Subroutine	CALL	addr	Call subroutine	SP←(SP)-1 STACK←((PC)+1), PC←ADDR	11100	a _H	a _M	a _L
	RET		Return to main routine from subroutine	PC←(STACK), SP←(SP)+1	00111	000	1110	0000
	RETSK		Return to main routine from subroutine, then skip unconditionally	PC←(STACK), SP←(SP)+1 and skip	00111	001	1110	0000
Miscellaneous	STOP	s	Stop clock	STOP	00111	010	1111	s
	HALT	h	Halt the CPU, restart by condition h	HALT	00111	011	1111	h
	NOP		No operation	No Operation	00111	100	1111	0000

13. ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)

Supply Voltage	V_{DD}		-0.3 to +7.0	V
Supply Voltage	V_{PP}		-0.3 to +13.5	V
Input Voltage	V_I	POC, POD	-0.3 to $V_{DD} + 0.3$	V
		POB	-0.3 to +11	V
Output Voltage	V_O	POC, POD	-0.3 to $V_{DD} + 0.3$	V
		POB	-0.3 to +11	V
High-Level Output Current	I_{OH}	Each of POC, POD	-5	mA
		Total of all pins	-15	mA
Low-Level Output Current	I_{OL}	Each of POB, POC, POD	30	mA
		Total of all pins	100	mA
Operating Temperature	T_{opt}		-40 to +85	$^\circ\text{C}$
Storage Temperature	T_{stg}		-65 to +150	$^\circ\text{C}$
Power Consumption	P_d	$T_a = 85^\circ\text{C}$ 16-pin DIP	400	mW
		16-pin SOP	190	

CAPACITANCE ($T_a = 25^\circ\text{C}$, $V_{DD} = 0\text{ V}$)

CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITIONS
Input Capacitance	C_{IN}			15	pF	$f=1\text{ MHz}$
I/O(*) Capacitance	C_{IO}			15	pF	0 V for pins other than pins to be measured

*: Input/Output

DC CHARACTERISTICS ($T_a = -40$ to $+85^\circ\text{C}$, $V_{DD} = 2.7$ to 6.0 V)

CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION	
High-Level Input Voltage	V_{IH1}	0.7 V_{DD}		V_{DD}	V	Other than the following pins and port	
	V_{IH2}	0.8 V_{DD}		V_{DD}	V	POB and RESET	
	V_{IH3}	0.8 V_{DD}		9	V	POB	
	V_{IH4}	$V_{DD}-0.5$		V_{DD}	V	X_{IN}	
Low-Level Input Voltage	V_{IL1}	0		0.3 V_{DD}	V	Other than the following pins and port	
	V_{IL2}	0		0.2 V_{DD}	V	POB and RESET	
	V_{IL3}	0		0.5	V	X_{IN}	
High-Level Output Voltage on POB and POD	V_{OH}	$V_{DD}-2.0$			V	$V_{DD}=4.5$ to 6.0 V, $I_{OH}=2$ mA	
		$V_{DD}-1.0$			V	$I_{OH}=200$ μ A	
Low-Level Output Voltage on POB, POC, and POD	V_{OL}			2.0	V	$V_{DD}=4.5$ to 6.0 V, $I_{OL}=15$ mA	
				0.5	V	$I_{OL}=600$ μ A	
High-Level Input Leakage Current on POB, POC, and POD	I_{LIH1}			5	μ A	$V_{IN}=V_{DD}$	
	I_{LIH2}			10	μ A	$V_{IN}=9$ V	
Low-Level Input Leakage Current on POB, POC, and POD	I_{LIL}			-5	μ A	$V_{IN}=0$ V	
High-Level Output Leakage Current on POB, POC, and POD	I_{LOH1}			5	μ A	$V_{OUT}=V_{DD}$	
	I_{LOH2}			10	μ A	$V_{OUT}=9$ V	
Low-Level Output Leakage Current on POB, POC, and POD	I_{LOL}			-5	μ A	$V_{OUT}=0$ V	
Power Supply Current	I_{DD1}		1.5	4.5	mA	Operation mode	$V_{DD}=5.0$ V ± 10 %, $f_{CC}=8.0$ MHz
			250	750	μ A		$V_{DD}=3.0$ V ± 10 %, $f_{CC}=2.0$ MHz
	I_{DD2}		1.0	3.0	mA	HALT mode	$V_{DD}=5.0$ V ± 10 %, $f_{CC}=8.0$ MHz
			200	600	μ A		$V_{DD}=3.0$ V ± 10 %, $f_{CC}=2.0$ MHz
	I_{DD3}		0.1	10	μ A	STOP mode	$V_{DD}=5.0$ V ± 10 %,
			0.1	5	μ A		$V_{DD}=3.0$ V ± 10 %

*: When N-ch open-drain input/output is selected.

CHARACTERISTICS OF DATA MEMORY FOR HOLDING DATA ON LOW SUPPLY VOLTAGE IN THE STOP MODE ($T_a = -40$ to $+85$ °C)

CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION
Data Hold Supply Voltage	V _{DDDR}	2.0		6.0	V	
Data Hold Supply Current	I _{DDDR}		0.1	5.0	μA	V _{DDDR} = 2.0 V
Release Signal Set Time	t _{SREL}	0			μs	

AC CHARACTERISTICS ($T_a = -40$ to $+85$ °C, $V_{DD} = 2.7$ to 6.0 V)

CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION
Internal Clock Cycle Time	T _{CY}	1.9		33	μs	V _{DD} = 4.5 to 6.0 V
		7.6		33	μs	
High/Low Level Width on POB ₀ and POB ₁	T _{PBH} T _{PBL}	10			μs	
High/Low Level Width on RESET	T _{RSR} T _{RSL}	10			μs	

DC PROGRAMMING CHARACTERISTICS

($T_a = 25$ °C, $V_{DD} = 6.0 \pm 0.25$ V, $V_{PP} = 12.5 \pm 0.5$ V)

CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION
Input Voltage High	V _{IH1}	0.7-V _{DD}		V _{DD}	V	Except X _{IN}
	V _{IH2}	V _{DD} -0.5		V _{DD}	V	X _{IN}
Input Voltage Low	V _{IL1}	0		0.3 V _{DD}	V	Except X _{IN}
	V _{IL2}	0		0.4	V	X _{IN}
Input Leakage Current	I _{LI}			10	μA	V _{IN} = V _{IL} or V _{IH}
Output Voltage High	V _{OH}	V _{DD} -1.0			V	I _{OH} = -1 mA
Output Voltage Low	V _{OL}			0.4	V	I _{OL} = 1.6 mA
V _{DD} Power Supply Current	I _{DD}			30	mA	
V _{PP} Power Supply Current	I _{PP}			30	mA	MDO = V _{IL} , MD1 = V _{IH}

Notes 1: V_{PP} must be under +13.5 V including overshoot.

2: V_{DD} must be applied before V_{PP} on and must be off after V_{PP} off.


AC PROGRAMMING CHARACTERISTICS
 $(T_a = 25^\circ\text{C}, V_{DD} = 6.0 \pm 0.25 \text{ V}, V_{PP} = 12.5 \pm 0.5 \text{ V})$

CHARACTERISTICS	SYMBOL	*1	MIN.	TYP.	MAX.	UNIT	CONDITION
Address Set Up Time(*2) to MDO ↓	tAS	tAS	2			μs	
MD1 Setup Time to MDO ↓	tM1S	tOES	2			μs	
Data Setup Time to MDO ↓	tDS	tDS	2			μs	
Address Hold Time(*2) to MDO ↑	tAH	tAH	2			μs	
Data Hold Time to MDO ↑	tDH	tDH	2			μs	
Data Output Float Delay Time From MDO ↑→	tDF	tDF	0		130	ns	
V _{PP} Setup Time to MD3 ↑	tVPS	tVPS	2			μs	
V _{DD} Setup Time to MD3 ↑	tVDS	tVCS	2			μs	
Initial Program Pulse Width	tPW	tPW	0.95	1.0	1.05	ms	
Additional Program Pulse Width	tOPW	tOPW	0.95		21.0	ms	
MDO Setup Time to MD1 ↑	tMOS	tCES	2			μs	
Data Output Delay Time From MDO ↓→	tDV	tDV			1	μs	MDO = MD1 = V _{IL}
MD1 Hold Time to MDO ↑	tM1H	tOEH	2			μs	
MD1 Recovery Time to MDO ↓	tM1R	tOR	2			μs	$t_{M1H} + t_{M1R} \geq 50 \mu\text{s}$
Program Counter Reset Time	tPCR	—	10			μs	
X _{IIN} Input High, Low Level Range	tXH, tXL	—	0.125			μs	
X _{IIN} Input Frequency	fX	—			4.19	MHz	
Initial Mode Set Time	tI	—	2			μs	
MD3 Setup Time to MD1 ↑	tM3S	—	2			μs	
MD3 Hold Time to MD1 ↓	tM3H	—	2			μs	
MD3 Setup Time to MDO ↓	tM3SR	—	2			μs	Read program memory
Data Output Delay Time From Address(*2)	tDAD	tACC	2			μs	Read program memory
Data Output Hold Time From Address(*2)	tHAD	tOH	0		130	ns	Read program memory
MD3 Hold Time to MDO ↑	tM3HR	—	2			μs	Read program memory
Data Output Float Delay Time From MD3 ↑→	tDFR	—	2			μs	Read program memory
Reset Setup Time	tRES		10			μs	

*1: Symbols for corresponding μPD27C256.

*2: Internal address signal is incremented by one at the falling edge of the third X_{IIN} input, and it is not connected to the pin.

Write program memory timing



Read program memory timing

