

LMU16/216

16 x 16-bit Parallel Multiplier

FEATURES

- 20 ns Worst-Case Multiply Time
- ☐ Low Power CMOS Technology
- Replaces TRW MPY016/TMC216, Cypress CY7C516, IDT 7216L, and AMD Am29516
- ☐ Two's Complement, Unsigned, or Mixed Operands
- ☐ Three-StateOutputs
- ☐ DECC SMD No. 5962-86873
- Available 100% Screened to MIL-STD-883, Class B
- ☐ Package Styles Available:
 - 64-pin Sidebraze, Hermetic DIP
 - 68-pin Ceramic PGA
 - 68-pin Plastic LCC, J-Lead
 - 68-pin Ceramic LCC

DESCRIPTION

The LMU16 and LMU216 are highspeed, low power 16-bit parallel multipliers. The LMU16 and LMU216 are functionally identical; they differ only in packaging. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.


The LMU16 and LMU216 produce the 32-bit product of two 16-bit numbers. Data present at the A inputs, along with the TCA control bit, is loaded into the A register on the rising edge of CLK A. B data and the TCB control bit are similarly loaded by CLK B. The TCA and TCB controls specify the A and B operands as two's complement when HIGH, or unsigned magnitude when LOW.

RND is loaded on the rising edge of the logical OR of CLK A and CLK B. RND, when HIGH, adds '1' to the most significant bit position of the least significant half of the product. Subsequent truncation of the 16 least significant bits produces a result correctly rounded to 16-bit precision.

At the output, the Right Shift control (RS) selects either of two output formats. RS LOW produces a 31-bit product with a copy of the sign bit inserted in the MSB postion of the least significant half. RS HIGH gives a full 32-bit product. Two 16-bit output registers are provided to hold the most and least significant halves of the result (MSP and LSP) as defined by RS. These registers are loaded on the rising edge of CLK M and CLK L respectively. For asynchronous output, these registers may be made transparent by setting the feed through control (FT) HIGH.

The two halves of the product may be routed to a single 16-bit three-state output port (MSP) via a multiplexer. MSPSEL LOW causes the MSP outputs to be driven by the most significant half of the result. MSPSEL HIGH routes the least significant half of the result to the MSP outputs. In addition, the LSP is available via the B port through a separate three-state buffer.

The output multiplexer control MSPSEL uses a pin which is a supply ground in the TRW MPY016H/TMC216H. When this control is LOW (GND), the function is that of the MPY016H/TMC216H, thus allowing full compatibility.





■ 5565905 0004023 O6T **=**

Multipliers



16 x 16-bit Parallel Multiplier





Multipliers
01/15/97-LDS.16/216-K



MA

16 x 16-bit Parallel Multiplier

Storage temperature	65°C to +150°C
Operating ambient temperature	55°C to +125°C
VCC supply voltage with respect to ground	0.5 V to +7.0 V
nput signal with respect to ground	3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 400 mA

OPERATING CONDITIONS To meet specified electrical and switching characteristics

Mode

Temperature Range (Ambient)

Supply Voltage

Active Operation, Commercial

0°C to +70°C

 $4.75 \text{ V} \le \text{V} \text{CC} \le 5.25 \text{ V}$

Active Operation, Military

-55°C to +125°C

 $4.50 \text{ V} \le \text{V} \text{CC} \le 5.50 \text{ V}$

ELECTRIC	CAL CHARACTERISTICS Ove	r Operating Conditions (Note 4)				<u> </u>
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage	VCC = Min., IOH = -2.0 mA	2.4			V
V OL	Output Low Voltage	VCC = Min., IOL = 8.0 mA			0.5	٧
V iH	Input High Voltage		2.0		V CC	٧
V IL	Input Low Voltage	(Note 3)	0.0		0.8	٧
lix	Input Current	Ground ≤ Vin ≤ VCC (Note 12)			±20	μΑ
loz	Output Leakage Current	Ground ≤ Vo∪T ≤ VCC (Note 12)			±20	μΑ
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		12	25	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA

. 5565905 0004025 **93**2 |

Multipliers




16 x 16-bit Parallel Multiplier

SWITCHING CHARACTERISTICS

COMINE	rcial Operating Range (0°C to +70°C	LMU16/216-											
			35	5	5	. 4	5	3	5	2	5	2	:0
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tMC	Clocked Multiply Time		65		55		45		35		25		20
tMUC	Unclocked Multiply Time		85		75		65		55		38		30
tpw	Clock Pulse Width	15		15		15		10		10		9	
ts	Input Setup Time	15		15		15		12		12		11	
t H	Input Hold Time	1		1		1		1		1		1	
t o	Output Delay		30		30		30		25		20		18
t SEL	Output Select Delay		25		25		25		25		20		18
t ENA	Three-State Output Enable Delay (Note 11)		25		25		25		25		20		18
tois	Three-State Output Disable Delay (Note 11)		25		25		25		22		20		18

							LMU1	6/216	-				
		7	75	(35	5	55	4	0	3	0	2	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tMC	Clocked Multiply Time		75		65		55		40		30		25
tMUC	Unclocked Multiply Time .		95		85		75		60		43		38
t₽W	Clock Pulse Width	20		15		15		15		10		10	
ts	Input Setup Time	15		15		15		15		12		12	
t⊢	Input Hold Time	. 2		2		2		2		2		2	
to	Output Delay		35		30		30		25		20		20
t SEL	Output Select Delay		30		30		30		25		20		20
t ENA	Three-State Output Enable Delay (Note 11)		25		25		25		25		20		20
tois	Three-State Output Disable Delay (Note 11)		25	-	25		25		25		22		22



Multipliers
01/15/97-LDS.16/216-K

5565905 0004026 879



16 x 16-bit Parallel Multiplier

NOTES

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at –0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of –0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.
- 4. Actual test conditions may vary from those designated but operation is guaranteed as specified.
- 5. Supply current for a given application can be accurately approximated by:

 $\frac{NCV^2F}{4}$

N = total number of device outputs

C = capacitive load per output

V = supply voltage

where

F = clock frequency


- 6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
- 7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
- 8. These parameters are guaranteed but not 100% tested.


9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

- a. A 0.1 μ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
- b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
- c. Input voltages should be adjusted to compensate for inductive ground and **V**CC noise to maintain required DUT input levels relative to the DUT ground pin.
- 10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

- 11. For the tena test, the transition is measured to the 1.5 V crossing point with datasheet loads. For the tDIS test, the transition is measured to the ± 200 mV level from the measured steady-state output voltage with ± 10 mA loads. The balancing voltage, VTH, is set at 3.5 V for Z-to-0 and 0-to-Z tests, and set at 0 V for Z-to-1 and 1-to-Z tests.
- 12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.





5565905 0004027 705

Multipliers



16 x 16-bit Parallel Multiplier

	LMU16 — ORDER	NING IN	FORM	IATIOI	V	A 1978					NAME:	10.28						7
	64-pin					68-r	oin											
	A4		64			A B	1 ▼ ○ R/Bi ○ R/Bs	Ç R/B₀	3 CLK F	\circ	5 O A1 O A2	6 O A3 O A4	7 () A5 () A6	8 A7 O A8	9 A9 A10	10 O A11 O A12 O	11 080	
	R3, B3	2	53 CLK A 52 RND 51 TCA 50 TCB 50 TCB 48 QCC 47 GND 46 GND 45 MSP8 44 TF 43 RS 42 OEM	SEC .		D E F G H					Throu	op Vie gh Pao		inout)		\circ		
	R15, B15 24 R16 25 R16 25 R16 27 R19 28 R20 20 R21 30 R22 31	5 7 8 9	41 CLK N 40 R31 39 R30 38 R29 37 R28 36 R27 35 R26 34 R25	М		J K L	0	O R/814 O R16 O R17	() R18 () R19	O R20 R21	O R22 O R23	O R24 O R25	O R26 O R27	O R28 O R29	R30 R31		OHO	
	· · · · · · ·	2	33 R24															
	* 64-pin DIP not recom		33 R24	lesigns														_
peed	* 64-pin DIP not recom	mended fo	33 R24 or new d						Ce	eram			rid A	rray				
peed	* 64-pin DIP not recom	mended fo aze Herm (D6)	or new d						Ce	eram		in Gi G2)	rid A	rray			The Miles	
5 ns	* 64-pin DIP not recom Sidebra 0°C to +70°C — Comm L	mended for aze Hermi (D6) NERGIAL So	or new detic DIP						Ce	i L	0) MU1	32) 6GC	C 6 5	rray			200 V	
5 ns 5 ns	* 64-pin DIP not recom Sidebra 0°C to +70°C — Comm L L	mended for (D6) MERCIAL SC MU16DC	or new detic DIP						Ce	L L	MU1 MU1	6G C	265 255	rray			一种 基础 经企业 经股份	
5 ns	* 64-pin DIP not recom Sidebra 0°C to +70°C — Comm L L L	mended for aze Hermi (D6) NERGIAL So	or new detic DIP						Ce	L L L	MU1 MU1 MU1 MU1	32) 6GC	265 255 245	rray	7			
5 ns 5 ns 5 ns 5 ns 5 ns	* 64-pin DIP not recom Sidebra 0°C to +70°C — Comm L L L	mended for (D6) MERCIAL So MU16DC MU16DC MU16DC	or new detic DIP						Ce	L L L L	MU1 MU1 MU1 MU1 MU1 MU1	6GC 6GC 6GC 6GC 6GC	265 255 245 235 225	rray			が では、 ではない。 では、 できる。 できる。 できる。 できる。 できる。 できる。 できる。 できる。	
5 ns 5 ns 5 ns 5 ns 5 ns 5 ns 0 ns	* 64-pin DIP not recom Sidebra 0°C to +70°C — Comm L L L	mended for (D6) MERCIAL SC. MU16DC: MU16DC: MU16DC: MU16DC:	or new d etic DIP CREENING 65 65 45 35						Ce	L L L L	MU1 MU1 MU1 MU1 MU1 MU1	6GC 6GC 6GC 6GC 6GC	265 255 245 235 225 220					
5 ns 5 ns 5 ns 5 ns 5 ns 5 ns 0 ns	* 64-pin DIP not recom Sidebra 0°C to +70°C — Comm L L L L	mended for the control of the contro	or new detic DIP						Ce	L L L	MU1 MU1 MU1 MU1 MU1 MU1	6GC 6GC 6GC 6GC 6GC	265 255 245 235 225 220				· · · · · · · · · · · · · · · · · · ·	
5 ns 5 ns 5 ns 5 ns 5 ns 5 ns 0 ns	* 64-pin DIP not recome Sidebra 0°C to +70°C — Comme L L L L -55°C to +125°C — C	mended for (D6) MERCIAL SC. MU16DC: MU16DC: MU16DC: MU16DC:	or new detic DIP						Ce		MU1 MU1 MU1 MU1 MU1 MU1	6GC 6GC 6GC 6GC 6GC	065 055 045 035 025 020					
5 ns 5 ns 5 ns 5 ns 5 ns 0 ns 5 ns 5 ns	* 64-pin DIP not recom Sidebra 0°C to +70°C — Comm L L L L L L L L L L L L L L L L L L	mended for (D6) MERCIAL SC MU16DC MU16DC MU16DC MU16DC MU16DC MU16DC MU16DM MU16DM MU16DM	or new d etic DIP PREENING 65 55 45 35 L SCREE 75 65 55						Ce		MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU1	6GC 6GC 6GC 6GC 6GC 6GC 6GN 6GN	265 255 245 225 225 220 475 465					
5 ns 5 ns 5 ns 5 ns 5 ns 0 ns 5 ns 5 ns 0 ns	* 64-pin DIP not recom Sidebra 0°C to +70°C — Comm L L L L L L L L L L L L L L L L L L	mended for (D6) MERCIAL SC. MU16DC. MU16DC. MU16DC. MU16DC. MU16DC. MU16DC. MU16DM. MU16DM.	or new d etic DIP PREENING 65 55 45 35 L SCREE 75 65 55						Ce		MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU1	6GC 6GC 6GC 6GC 6GC 6GC 6GN 6GN 6GN	065 055 045 035 025 020 075 065 065 040					
5 ns 5 ns 5 ns 5 ns 5 ns 0 ns 5 ns 5 ns	* 64-pin DIP not recom Sidebra 0°C to +70°C — Comm L L L L L L L L L L L L L L L L L L	mended for (D6) MERCIAL SC MU16DC MU16DC MU16DC MU16DC MU16DC MU16DC MU16DM MU16DM MU16DM	or new d etic DIP PREENING 65 55 45 35 L SCREE 75 65 55						Ce		MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU1	6GC 6GC 6GC 6GC 6GC 6GC 6GN 6GN	265 245 235 225 220 475 465 465 440 430					
5 ns 5 ns 5 ns 5 ns 5 ns 5 ns 6 ns 5 ns 0 ns 0 ns	* 64-pin DIP not recom Sidebra 0°C to +70°C — Comm L L L L L L L L L L L L L L L L L L	mended for (D6) MERCIAL SC MU16DC MU16DC MU16DC MU16DC MU16DC MU16DC MU16DM MU16DM MU16DM	or new detic DIP PREENING 65 55 45 35	NING					Ce		MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU1	6GC 6GC 6GC 6GC 6GC 6GC 6GN 6GN 6GN 6GN	265 245 235 225 220 475 465 465 440 430					
5 ns	* 64-pin DIP not recom Sidebra 0°C to +70°C — Comm L L L L L L -55°C to +125°C — C L L L L	mended for (D6) MERCIAL SC MU16DC: MU16DC: MU16DC: MU16DC: MU16DM: MU16DM: MU16DM: MU16DM: MU16DM:	or new d etic DIP PREENING 65 55 45 35 L. SCREE 75 65 55 40	NING					Ce		MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU1	6GC 6GC 6GC 6GC 6GC 6GC 6GN 6GN 6GN 6GN	265 245 225 225 220 220 247 25 260 27 27 27 27 27 27 27 27 27 27 27 27 27					
5 ns	* 64-pin DIP not recom Sidebra 0°C to +70°C — Comm L L L -55°C to +125°C — C L L L L -55°C to +125°C — M	mended for (D6) mercial Sc. MU16DC: MU16DC: MU16DC: MU16DM: MU16DM: MU16DM: MU16DM: MU16DM: MU16DM: MU16DM: MU16DM: MU16DM: MU16DME	or new d etic DIP PREENING 655 45 35 L SCREE 75 65 55 40 883 Cox	NING					Ce		MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU1	6GC 6GC 6GC 6GC 6GC 6GC 6GC 6GC 6GC 6GC	C65 C55 C25 C25 C20 A75 A65 A40 A30 A25 B75 B65					
5 ns	* 64-pin DIP not recom Sidebra 0°C to +70°C — Comm L L L L L -55°C to +125°C — C L L L L L L L L L L L L L L L L L L L	mended for (D6) MERCIAL SC MU16DC MU16DC MU16DC MU16DM MU16DM MU16DM MU16DM MU16DM MU16DM MU16DM MU16DM	or new d etic DIP CREENING 65 55 45 35 L SCREE 75 65 55 40 BBS CON 375 365 365	NING					Ce		MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU16 MU16	6GC	265 255 245 225 225 220 475 465 440 430 425 B75 B65 B55					
5 ns	* 64-pin DIP not recom Sidebra 0°C to +70°C — Comm L L L L L -55°C to +125°C — C L L L L L L L L L L L L L L L L L L L	mended for (D6) mercial Sc. MU16DC: MU16DC: MU16DC: MU16DM: MU16DM: MU16DM: MU16DM: MU16DM: MU16DM: MU16DM: MU16DM: MU16DM: MU16DME	or new d etic DIP CREENING 65 55 45 35 L SCREE 75 65 55 40 BBS CON 375 365 365	NING					Ce		MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU1 MU1	6GC 6GC 6GC 6GC 6GC 6GC 6GC 6GC 6GC 6GC	265 255 245 225 225 220 275 280 281 281 281 281 281 281 281 281 281 281					

5565905 0004028 641 **Multipliers**



16 x 16-bit Parallel Multiplier

			it Farallei wullipliei
	LMU216 — ORDERIN	G INFORMATION	
	68-pin		
	N SEL	∢	
	NC CLK M ÖEM RS FT MSPSEI GND GND	VOC VCC VCC TCB TCA TCA A15 A15 A13	
		68 67 66 65 64 63 62 61 60 NC	
	R30 211 R29 212	59 ¢ A12	
	R28 > 13	58 C A11 57 C A10	
	R27)14 R26)15	56 Ҁ A9 55 Ҁ A8	
	R25 > 16 R24 > 17	54 A7 53 A6	
	R23 218	52 A5	
	R21 \$20	51 Ç A4 50 Ç A3	
	R20 21 R19 22	49 Ҁ A2 48 Ҁ A1	
	R18 23	47 Ao 46 OEL	
	R16 25	45 ₹ CLK L	
	NC 26 27 28 29 30 31 32 33 34 3	~~~~~~	
	R15, B15 R14, B14 R13, B13 R15, B12 R16, B12 R9, B8 R9, B9		
	28 28 28 28 28 28 28 28 28 28 28 28 28 2		
	;		
	Plastic J-Lead	Ceramic Leadless	
Speed		Chip Carrier (K3)	Na september a series of the s
65 ns	0°C to +70°C — COMMERCIA LMU216JC65	L SCREENING	
55 ns	LMU216JC55		
45 ns 35 ns	LMU216JC45 LMU216JC35		
25 ns	LMU216JC25		
20 ns	LMU216JC20 -55°C to +125°C Comme		
10 TH 12 TH 18 TH	-33 C (0 +123 C COMME	RCIAL SCREENING	
	-55 C to +125 C — COMME	RCIAL SCREENING	
	25 C 10 +125 C COMME	RCIAL SCREENING	
100 (SEE DEC 2003 1870)	-55 C 10 +125 C - COMME	RCIAL SCREENING	
75 ns	-55°C to +125°C MIL-S	TD-883 Compliant	
75 ns 65 ns	55°C to +125°C MIL-S	TD-883 COMPLIANT LMU216KMB75 LMU216KMB65	
75 ns 65 ns 55 ns	55°C to +125°C MIL-S	TD-883 COMPLIANT LMU216KMB75 LMU216KMB65 LMU216KMB55	
75 ns 65 ns	_55°C to +125°C — MIL-S	TD-883 COMPLIANT LMU216KMB75 LMU216KMB65	

l 5565905 0004029 588 🖿Multipliers