



1M/2M x 32 SO DIMM Module

Features

- 72-Pin Small Outline Dual-In-Line Memory Module
- Performance:

		-60
t _{RAC}	RAS Access Time	60ns
t _{CAC}	CAS Access Time	15ns
t _{AA}	Access Time From Address	30ns
t _{RC}	Cycle Time	104ns
t _{HPC}	EDO Mode Cycle Time	25ns

- · High Performance CMOS process
- Single 3.3 ± 0.3V Power Supply
- Low active current consumption
- All inputs & outputs are LVTTL(3.3V) compatible
- Extended Data Out (EDO) access cycle
- Refresh Modes: RAS-Only, CBR, Hidden and Self Refresh
- · 1024 refresh cycles distributed across 128ms
- 10/10 Addressing (Row/Column)
- Optimized for use in byte-write non-parity applications.
- Au contacts

Description

The IBM11S2325LP is an 8MB industry standard 72-pin 4-byte small outline dual in-line memory module (SO DIMM). The module is organized as a 2Mx32 dual bank high speed memory array that is intended for use in 16, 32 and 64 bit applications. It is manufactured with four 1Mx16 TSOP devices, each in a 400mil package.

The IBM11S1325LP is a 4MB half populated version, manufactured with two 1Mx16 TSOP devices and is organized as a single bank 1Mx32 high speed memory array.


The use of EDO DRAMs allows for a reduction in

cycle time from 40ns (Fast Page) to 25ns (EDO, 60ns sort). The use of TSOP packages allows for tight DIMM spacing (.3" on center). Input loading is consistent with 4Mb device-based assemblies due to the addition of discrete capacitors maximizing compatibility at the system level.

These assemblies are intended for use in space constrained and or low power applications.

The IBM 72-Pin SO DIMMs provide a high performance, flexible 4-byte interface in a 2.35" long footprint.

Card Outline





Pin Description

RAS0, RAS2	Row Address Strobe (4MB)
RAS0 - RAS3	Row Address Strobe (8MB)
CAS0 - CAS3	Column Address Strobe
WE	Read/write Input
A0 - A9	Address Inputs
DQ0-7, 9-16, 18-25, 27-34	Data Input/output
V _{cc}	Power (+3.3V)
$V_{\rm SS}$	Ground
NC	No Connect
PD1 - PD7	Presence Detects

Pinout

Pin#	Name	Pin#	Name	Pin#	Name	Pin#	Name	Pin#	Name	Pin#	Name
1	V _{SS}	13	A1	25	DQ13	37	DQ18	49	DQ20	61	V _{CC}
2	DQ0	14	A2	26	DQ14	38	DQ19	50	DQ21	62	DQ32
3	DQ1	15	АЗ	27	DQ15	39	V_{SS}	51	DQ22	63	DQ33
4	DQ2	16	A4	28	A 7	40	CAS0	52	DQ23	64	DQ34
5	DQ3	17	A5	29	NC	41	CAS2	53	DQ24	65	NC
6	DQ4	18	A6	30	V _{CC}	42	CAS3	54	DQ25	66	PD2
7	DQ5	19	NC	31	A8	43	CAS1	55	NC	67	PD3
8	DQ6	20	NC	32	A9	44	RAS0	56	DQ27	68	PD4
9	DQ7	21	DQ9	33	RAS3*	45	RAS1*	57	DQ28	69	PD5
10	V _{CC}	22	DQ10	34	RAS2	46	NC	58	DQ29	70	PD6
11	PD1	23	DQ11	35	DQ16	47	WE	59	DQ31	71	PD7
12	A0	24	DQ12	36	NC	48	NC	60	DQ30	72	V_{SS}


^{1. *} RAS1 and RAS3 are "NC" on 4MB SO DIMM.


Ordering Information

Part Number	Organization	Speed	Dimensions	Power	Notes
IBM11S1325LP-60T	1M x 32	60ns	2.35" x 1" x .0965"	3.3V	
IBM11S2325LP-60T	2M x 32	60ns	2.35" x 1" x .1496"	3.3V	



Block Diagram







Truth Table

Function		RAS	CAS	WE	Row Address	Column Address	All DQ bits
Standby		Н	Х	Х	Х	Х	High Impedance
Read		L	L	Н	Row	Col	Valid Data Out
Early-Write		L	L	L	Row	Col	Valid Data In
EDO Mode - Read: 1st Cycle		L	H→L	Н	Row	Col	Valid Data Out
Subsequent Cycles		L	H→L	Н	N/A	Col	Valid Data Out
EDO Mode - Write: 1st Cycle		L	H→L	L	Row	Col	Valid Data In
Subsequent Cycles		L	H→L	L	N/A	Col	Valid Data In
RAS-Only Refresh		L	Н	X	Row	N/A	High Impedance
CAS-Before-RAS Refresh		H→L	L	Н	X	Х	High Impedance
11:44 D-6	Read	L→H→L	L	Н	Row	Col	Data Out
Hidden Refresh	Write	L→H→L	L	L→H	Row	Col	Data In
Self Refresh		H→L	L	Н	X	Х	High Impedance

Presence Detect

	1M x 32	2M x 32
1 111	-60	-60
PD1	NC	NC
PD2	V_{SS}	V_{SS}
PD3	v_{ss}	v_{ss}
PD4	NC	V_{SS}
PD5	NC	NC
PD6	NC	NC
PD7	V_{SS}	V_{SS}
1. NC= OPEN, V _{SS} = GND		



Absolute Maximum Ratings

	Б		Rating		
Symbol	Symbol Parameter		3.3 Volt	Units	Notes
V _{CC}	Power Supply Voltage	Power Supply Voltage			1
V_{IN}	Input Voltage		-0.5 to min (V _{CC} + 0.5, 4.6)	٧	1
V _{OUT}	Output Voltage		-0.5 to min (V _{CC} + 0.5, 4.6)	٧	1
T _{OPR}	Operating Temperature		0 to +70	°C	1
T _{STG}	Storage Temperature		-55 to +150C	°C	1
В	Dawar Dissipation	1Mx32	0.8	W	1
P _D	Power Dissipation	2Mx32	1.5	W	1, 2
I _{OUT}	Short Circuit Output Current		50	mA	1

^{1.} Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions $(T_A = 0 \text{ to } 70^{\circ}\text{C})$

	Dorometer		3.3 Volt			
Symbol	Parameter	Min	Тур	Max	Units	Notes
V _{cc}	Supply Voltage	3.0	3.3	3.6	V	1
V _{IH}	Input High Voltage	2.0	_	V _{CC} + 0.5	٧	1, 2
V_{IL}	Input Low Voltage	-0.5	_	0.8	V	1, 2

^{1.} All voltages referenced to V_{SS} .

Capacitance $(T_A = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 3.3 \pm 0.3\text{V})$

Symbol	Parameter			Units
C _{I1}	Input Capacitance (A0-A9)	35	45	pF
C _{I2}	Input Capacitance (4MB: RAS0, 8MB: RAS0, 1)	16	16	pF
C ₁₂	Input Capacitance (4MB: RAS2, 8MB: RAS2, 3)	16	16	pF
C ₁₄	Input Capacitance (CAS)	15	22	pF
C ₁₅	Input Capacitance (WE)	36	50	pF
C _{IO}	Input - Output Capacitance (DQ0-DQ34)	16	23	pF

^{2.} Maximum power occurs when all banks are active (refresh cycle).

^{2.} V_{IH} may overshoot to V_{CC} + 1.2V for pulse widths of ≤ 4.0ns with 3.3 Volt. Additionally, V_{IL} may undershoot to -2.0V for pulse widths ≤ 4.0ns. Pulse widths measured at 50% points with amplitude measured peak to DC reference.



DC Electrical Characteristics $(T_A = 0 \text{ to } +70\text{C}, \ V_{CC} = 3.3 \pm 0.3 \text{V})$

C I !	D		1M	x32	2M	x32	114	Note-
Symbol	Parameter		Min	Max	Min	Max	Units	Notes
I _{CC1}	Operating Current Average Power Supply Operating Current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} min)	ower Supply Operating Current			_	210	mA	1, 2, 3
I _{CC2}	Standby Current (TTL) Power Supply Standby Current (RAS = CAS ≥V _{IH})		_	2	_	4	mA	
Іссз	AS Only Refresh Current verage Power Supply Current, RAS Only Mode RAS Cycling, CAS ≥V _{IH} : t _{RC} = t _{RC} min)			210	_	210	mA	1, 3, 4
I _{CC4}	EDO Mode Current Average Power Supply Current, Fast Page Mode (RAS = V _{IL} , CAS, Address Cycling: t _{PC} = t _{PC} min)		_	80	_	80	mA	1, 2, 3
I _{CC5}	Standby Current (CMOS) Power Supply Standby Current (RAS = CAS = V _{CC} - 0.2V)		_	.2	_	.4	mA	
I _{CC6}	$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current Average Power Supply Current, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Mode ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Cycling: $t_{\text{RC}} = t_{\text{RC}}$ min)		_	210	_	210	mA	1, 3, 4
I _{CC7}	Self Refresh Current Average Power Supply Current during Self Refresh (CBR Cycle with RAS≥ t _{RASS} (min))		_	400	_	400	μА	4
	Input Leakage Current	RAS	-5	+5	-5	+5		
I _{I(L)}	Input Leakage Current, any input	CAS	-5	+5	-10	+10	μΑ	
(-)	$(0.0 \le V_{IN} \le (V_{CC} < 6.0V))$ All Other Pins Not Under Test = 0V	Add & WE	-10	+10	-20	+20	•	
I _{O(L)}	Output Leakage Current (D_{OUT} is disabled, $0.0 \le V_{OUT} \le V_{CC}$)		-5	+5	-10	+10	μΑ	
V _{OH}	Output High Level Output "H" Level Voltage (I _{OUT} = -2mA @ 2.4V)		2.4	_	2.4	_	٧	
V _{OL}	Output Low Level Output "L" Level Voltage (I _{OUT} = +2mA @ 0.4V)		<u> </u>	0.4	_	0.4	٧	

I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} depend on cycle rate.
 I_{CC1}, I_{CC4} depend on output loading. Specified values are obtained with the output open.

^{3.} Address can be changed once or less while $\overline{RAS} = V_{IL}$. In the case of I_{CC4} , it can be changed once or less when $\overline{CAS} = V_{IH}$.

^{4.} Refresh current is specified for one bank



AC Characteristics

 $(T_A = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 3.3\text{V} \pm 0.3\text{V})$

- 1. An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using the internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles is required.
- 2. AC measurements assume t_T =2ns.
- 3. V_{IH}(min.) and V_{IL}(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 4. When both CAS0 & CAS1 or CAS2 & CAS3 go low at the same time, all 16 bits of data are read/written into the device. CAS0 & CAS1 or CAS2 & CAS3 (CAS's to the same DRAM) cannot be staggered within the same read/write cycle.

Read, Write, and Refresh Cycles (Common Parameters)

Cumbal	Parameter	-1	60	Units	Notes
Symbol	Parameter	Min	Max	Units	Notes
t _{RC}	Random Read or Write Cycle Time	104	_	ns	
t _{RP}	RAS Precharge Time	40	_	ns	
t _{CP}	CAS Precharge Time	10	_	ns	
t _{RAS}	RAS Pulse Width	60	10K	ns	
t _{CAS}	CAS Pulse Width	10	10K	ns	
t _{ASR}	Row Address Setup Time	0	_	ns	
t _{RAH}	Row Address Hold Time	10	_	ns	
t _{ASC}	Column Address Setup Time	0	_	ns	
t _{CAH}	Column Address Hold Time	10	_	ns	
t _{RCD}	RAS to CAS Delay Time	14	45	ns	1
t _{RAD}	RAS to Column Address Delay Time	12	30	ns	2
t _{RSH}	RAS Hold Time	10	_	ns	
tcsн	CAS Hold Time	45	_	ns	
t _{CRP}	CAS to RAS Precharge Time	5	<u> </u>	ns	
t _{DZC}	CAS Delay Time from D _{IN}	0	_	ns	
t⊤	Transition Time (Rise and Fall)	2	30	ns	

Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only: if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled by t_{CAC}.

^{2.} Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled by t_{AA}.



Write Cycle

	December	-6	30		Notes
Symbol	Parameter	Min	Max		Notes
t _{wcs}	Write Command Set Up Time	0	—	ns	1
t _{wch}	Write Command Hold Time	10	_	ns	
t _{WP}	Write Command Pulse Width	10	_	ns	
t _{RWL}	Write Command to RAS Lead Time	10	_	ns	
t _{CWL}	Write Command to CAS Lead Time	10	_	ns	
t _{DS}	D _{IN} Setup Time	0	_	ns	
t _{DH}	D _{IN} Hold Time	10	_	ns	

t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If neither of the above condition is not satisfied, the condition of the data out (at access time) is indeterminate.

Read Cycle

Symbol	Davamatau	-60		Linita	Notes
	Parameter	Min Max		Units	Notes
t _{RAC}	Access Time from RAS	_	60	ns	1, 2, 3
t _{CAC}	Access Time from CAS	_	15	ns	1, 3
t _{AA}	Access Time from Address	_	30	ns	2, 3
t _{RCS}	Read Command Setup Time	0	_	ns	
t _{RCH}	Read Command Hold Time to CAS	0	_	ns	4
t _{RRH}	t _{RRH} Read Command Hold Time to RAS		_	ns	4
t _{RAL}	Column Address to RAS Lead Time	30	_	ns	
t _{CLZ}	CAS to Output in Low-Z	0	_	ns	3
t _{CDD}	CAS to D _{IN} Delay Time	15	_	ns	
t _{OFF}	Output Buffer Turn-off Delay	_	15	ns	5, 6

- Operation within the t_{RCD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{RCD}(max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max.) limit, then access time is controlled by t_{CAC}.
- 2. Operation within the t_{RAD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{RAD}(max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max.) limit, then access time is controlled by t_{AA}.
- 3. Measured with the specified current load and 100pF at $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$.
- 4. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 5. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 6. t_{OFF} is referenced from the rising edge of RAS or CAS, which ever is last.



Extended Data Out Cycle

Symbol	Parameter	-	-60		Nistas
		Min.	Max.	Units	Notes
t _{HCAS}	CAS Pulse Width (EDO Mode)	10	10K	ns	
t _{HPC}	EDO Mode Cycle Time (Read/Write)	25	_	ns	
t _{DOH}	Data-out Hold Time from CAS	5	_	ns	
t _{WHZ}	Output buffer Turn-Off Delay from WE	0	10	ns	
t _{WPZ}	WE Pulse Width to Output Disable at CAS High	10	_	ns	
t _{CPRH}	RAS Hold Time from CAS Precharge	35	_	ns	***************************************
t _{CPA}	Access Time from CAS Precharge	_	35	ns	1
t _{BASP}	EDO Mode RAS Pulse Width	60	125K	ns	

Refresh Cycle

Symbol	Devemater	-6	-60	l leite	Notes
	Parameter	Min	Max	Units	
t _{CHR}	CAS Hold Time (CAS before RAS Refresh Cycle)	10	_	ns	
t _{CSR}	CAS Setup Time (CAS before RAS Refresh Cycle)	5	_	ns	
t _{WRP}	WE Setup Time (CAS before RAS Refresh Cycle)	10	_	ns	
t _{WRH}	WE Hold Time (CAS before RAS Refresh Cycle)	10	_	ns	
t _{RPC}	RAS Precharge to CAS Hold Time	5	_	ns	
t _{REF}	Refresh Period	_	128	ms	1

Self Refresh Cycle


Symbol	Parameter	-60			Netes	
Symbol	1	Min.	Max.			
t _{RASS}	RAS Pulse Width During Self Refresh Cycle	100	—	μs	1	
t _{RPS}	RAS Precharge Time During Self Refresh Cycle	104	—	ns	1	
t _{снs}	CAS Hold Time During Self Refresh Cycle	-50	—	ns	1, 2	
t _{CHD}	CAS Hold Time From RAS Falling During Self Refresh Cycle	350	_	με	1, 2	

^{1.} When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation: If row addresses are being refreshed in a EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh. If row addresses are being refreshed in any other manner (ROR - Distributed/Burst; or CBR-Burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.

^{2.} If $t_{RASS} > t_{CHD}$ (min) then t_{CHD} applies. If $t_{RASS} \le t_{CHD}$ (min) then t_{CHS} applies.



Read




: "H" or "L"

NOTE 1: Implementing WE at RAS time During a Read or Write Cycle is optional.
Doing so will facilitate compatibility with future EDO DRAMs.



Write Cycle (Early Write)




: "H" or "L"

NOTE 1: Implementing $\overline{\text{WE}}$ at $\overline{\text{RAS}}$ time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.



Extended Data Out Mode Read Cycle




: "H" or "L"

NOTE 1: Implementing WE at RAS time During a Read or Write Cycle is optional.
Doing so will facilitate compatibility with future EDO DRAMs.



Extended Data Out Mode Read Cycle (WE Control)




: "H" or "L"

NOTE 1: Implementing WE at RAS time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.



Extended Data Out Mode Write Cycle




NOTE 1: Implementing WE at RAS time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

: "H" or "L"




Hidden Refresh Cycle (Read)






Hidden Refresh Cycle (Write)





Self Refresh Cycle (Sleep Mode)






NOTES:

- 1. Address is "H" or "L"
- 2. Once t_{RASS} (min) is provided and $\overline{\text{RAS}}$ remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."
- 3. If $t_{\text{RASS}} > t_{\text{CHD}}$ (min) then t_{CHD} applies. If $t_{\text{RASS}} \le t_{\text{CHD}}$ (min) then t_{CHS} applies.



RAS Only Refresh Cycle




: "H" or "L"

Note: $\overline{\text{WE}}$, D_{IN} are "H" or "L"




$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




NOTE: Address is "H" or "L"



Layout Drawing





Note: All dimensions are typical unless otherwise stated.

| Millimeters | Inches |



Revision Log

Rev	Contents of Modification	- Augusta
4/96	Initial release of combined spec for 1M \times 32, 2M \times 32. Includes -6R speed sort offering. (originally released as spec #'s 50H4742 and 50H4743)	AAAAAAAAAA
	Removal of 5.0V, -6Rns, and 70ns parts from this specification WE for Hidden Refresh Write Cycle in the Truth Table was changed Updated currents/power based on DRAM Die Revision	CONTRACTOR



© International Business Machines Corp.1998

Printed in the United States of America All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.

For more information contact your IBM Microelectronics sales representative or visit us on World Wide Web at http://www.chips.ibm.com

IBM Microelectronics manufacturing is ISO 9000 compliant.