


DATA SHEET



BSH204

P-channel enhancement mode
MOS transistor

Objective specification
File under Discrete Semiconductors, SC13b

1997 Nov 26

P-channel enhancement mode
MOS transistor

BSH204

FEATURES

- High-speed switching
- No secondary breakdown
- Direct interface to C-MOS, TTL, etc.
- Very low threshold.

APPLICATIONS

- 'Glue-logic': interface between logic blocks and/or periphery
- Power management
- DC to DC converters
- General purpose switch
- Battery powered applications.


DESCRIPTION

P-channel enhancement mode MOS transistor in a SOT23 SMD package.

CAUTION
The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING

PIN	SYMBOL	DESCRIPTION
1	g	gate
2	s	source
3	d	drain



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DS}	drain-source voltage (DC)		–	–12	V
V _{SD}	source-drain diode forward voltage	V _{GD} = 0; I _S = –0.38 A	–	–1.3	V
V _{GS}	gate-source voltage (DC)		–	±8	V
V _{GStH}	gate-source threshold voltage	V _{DS} = V _{GS} ; I _D = –1 mA	–0.4	–	V
I _D	drain current (DC)	T _s = 80 °C	–	–0.7	A
R _{DSon}	drain-source on-state resistance	V _{GS} = –2.5 V; I _D = –0.4 A	–	0.75	Ω
P _{tot}	total power dissipation	T _s = 80 °C	–	0.5	W

P-channel enhancement mode MOS transistor

BSH204

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage (DC)		–	–12	V
V_{GS}	gate-source voltage (DC)		–	±8	V
I_D	drain current (DC)	$T_s = 80\text{ °C}$; note 1	–	–0.7	A
I_{DM}	peak drain current	note 2	–	–2.8	A
P_{tot}	total power dissipation	$T_s = 80\text{ °C}$	–	0.5	W
		$T_{amb} = 25\text{ °C}$; note 3	–	0.75	W
		$T_{amb} = 25\text{ °C}$; note 4	–	0.54	W
T_{stg}	storage temperature		–55	+150	°C
T_j	operating junction temperature		–55	+150	°C
Source-drain diode					
I_S	source current (DC)	$T_s = 80\text{ °C}$	–	–0.38	A
I_{SM}	peak pulsed source current	note 2	–	–1.52	A

Notes

- T_s is the temperature at the soldering point of the drain lead.
- Pulse width and duty cycle limited by maximum junction temperature.
- Device mounted on a printed-circuit board with a $R_{th\ a-tp}$ (ambient to tie-point) of 27.5 K/W.
- Device mounted on a printed-circuit board with a $R_{th\ a-tp}$ (ambient to tie-point) of 90 K/W.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	140	K/W

P-channel enhancement mode MOS transistor

BSH204

CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$; $I_D = -10\text{ }\mu\text{A}$	-12	—	—	V
V_{GSth}	gate-source threshold voltage	$V_{GS} = V_{DS}$; $I_D = -1\text{ mA}$	-0.4	—	—	V
I_{DSS}	drain-source leakage current	$V_{GS} = 0$; $V_{DS} = -9.6\text{ V}$	—	—	-100	nA
I_{GSS}	gate leakage current	$V_{DS} = 0$; $V_{GS} = \pm 8\text{ V}$	—	—	± 100	nA
R_{DSon}	drain-source on-state resistance	$V_{GS} = -4.5\text{ V}$; $I_D = -0.4\text{ A}$	—	—	0.59	Ω
		$V_{GS} = -2.5\text{ V}$; $I_D = -0.4\text{ A}$	—	—	0.75	Ω
		$V_{GS} = -1.8\text{ V}$; $I_D = -0.2\text{ A}$	—	—	1	Ω
C_{iss}	input capacitance	$V_{GS} = 0$; $V_{DS} = -9.6\text{ V}$; $f = 1\text{ MHz}$	—	t.b.f.	—	pF
C_{oss}	output capacitance	$V_{GS} = 0$; $V_{DS} = -9.6\text{ V}$; $f = 1\text{ MHz}$	—	t.b.f.	—	pF
C_{rss}	reverse transfer capacitance	$V_{GS} = 0$; $V_{DS} = -9.6\text{ V}$; $f = 1\text{ MHz}$	—	t.b.f.	—	pF
Q_G	total gate charge	$V_{GS} = -6\text{ V}$; $V_{DD} = -6\text{ V}$; $I_D = -0.4\text{ A}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$	—	t.b.f.	—	pC
Q_{GS}	gate-source charge	$V_{DD} = -6\text{ V}$; $I_D = -0.4\text{ A}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$	—	t.b.f.	—	pC
Q_{GD}	gate-drain charge	$V_{DD} = -6\text{ V}$; $I_D = -0.4\text{ A}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$	—	t.b.f.	—	pC
Switching times						
$t_{d(on)}$	turn-on delay time	$V_{GS} = 0\text{ to }-6\text{ V}$; $V_{DD} = -6\text{ V}$; $I_D = -0.4\text{ A}$; $R_{gen} = 6\text{ }\Omega$	—	t.b.f.	—	ns
t_r	rise time	$V_{GS} = 0\text{ to }-6\text{ V}$; $V_{DD} = -6\text{ V}$; $I_D = -0.4\text{ A}$; $R_{gen} = 6\text{ }\Omega$	—	t.b.f.	—	ns
t_{on}	turn-on switching time	$V_{GS} = 0\text{ to }-6\text{ V}$; $V_{DD} = -6\text{ V}$; $I_D = -0.4\text{ A}$; $R_{gen} = 6\text{ }\Omega$	—	t.b.f.	—	ns
$t_{d(off)}$	turn-off delay time	$V_{GS} = -6\text{ to }0\text{ V}$; $V_{DD} = -6\text{ V}$; $I_D = -0.4\text{ A}$; $R_{gen} = 6\text{ }\Omega$	—	t.b.f.	—	ns
t_f	fall time	$V_{GS} = -6\text{ to }0\text{ V}$; $V_{DD} = -6\text{ V}$; $I_D = -0.4\text{ A}$; $R_{gen} = 6\text{ }\Omega$	—	t.b.f.	—	ns
t_{off}	turn-off switching time	$V_{GS} = -6\text{ to }0\text{ V}$; $V_{DD} = -6\text{ V}$; $I_D = -0.4\text{ A}$; $R_{gen} = 6\text{ }\Omega$	—	t.b.f.	—	ns
Source-drain diode						
V_{SD}	source-drain diode forward voltage	$V_{GD} = 0$; $I_S = -0.38\text{ A}$	—	—	-1.3	V
t_{rr}	reverse recovery time	$I_S = -0.5\text{ A}$; $di/dt = 100\text{ A}/\mu\text{s}$	—	t.b.f.	—	ns

P-channel enhancement mode
MOS transistor

BSH204

PACKAGE OUTLINE

Plastic surface mounted package; 3 leads

SOT23

