1 Megabit

 $(128K \times 8)$

E²PROM

Module

Paged CMOS

2

Features

- Fast Read Access Time 120ns
- Automatic Page Write Operation

Internal Address and Data Latches for 64 Bytes Internal Control Timer

Fast Write Cycle Times

Page Write Cycle Time: 10ms maximum
1 to 64 Byte Page Write Operation

- Low Power Dissipation
 100mA Active Current
- 5mA Standby Current
 Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology
 Endurance: 10,000 cycles
 Data Retention: 10 years
- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout
- Full Military, Commercial, and Industrial Temperature Ranges

Description

The AT28MC010 is a high-performance Electrically Erasable and Programmable Read Only Memory. Its 1 MBit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced non-volatile CMOS technology, the device offers access times to 120ns with power dissipation of just 550mW. When the device is deselected, the CMOS standby current is typically less than 100µA.

The AT28MC010 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64 bytes simultaneously. During a write cycle, the addresses and 1 to 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28MC010 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes.

Pin Configurations


A16 U U U U U U U U U U U U U U U U U U U	1 2 3 4 5 6 7 8	~	32 31 30 29 28 27 26 25 24 23 22 21 20 19		VCC WE NC
A12 🗸	4		29	Þ	A14
A7 C	5		28	þ	A13
A6 🗆	6		27	Þ	A8
A7 U A6 U A5 U A4 U A3 U A2 U	7		26	ь	A8 A9
A4 C	8		25	Þ	A11 OE
A3 d	9		24	ь	Œ
A2 🗆	10		23	Þ	A10 CE
A1 C	11		22	Þ	CE
AO C	12		21	Þ	1/07
1/00 🗆	13		20	Þ	1/06
1/01 D	14			Þ	1/05
1/01 D	15		18	Þ	1/04
GND	16		17	Ь	1/03

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect





Block Diagram



Device Operation

READ: The AT28MC010 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual line control gives designers flexibility in preventing bus contention.

WRITE: A low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high initiates a write cycle. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Once a byte write has been started it will automatically time itself to completion.

PAGE WRITE MODE: The page write operation of the AT28MC010 allows one to 64 bytes of data to be loaded into the device and then simultaneously written during the internal programming period. After the first data byte has been loaded into the device successive bytes may be loaded in the same manner. Each new byte to be written must have its high to low transition on WE (or CE) within 150µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150µs of the last low to high transition, the load period will end, and the internal programming period will start. A6 to A16 specify the page address. The page address must be valid during each high to low transition of WE (or CE). A0 to A5 are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be changed within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28MC010 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data on I/O7. Once the write cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA Polling may begin at any time during the write cycle.

TOGGLE BIT: In addition to DATA Polling the AT28MC010 provides another method for determining the end of a write cycle. During a write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero (A15 and A16 must address the page being writen). Once the write has completed, I/O6 will stop toggling, and valid data will be read. Examining the toggle bit may begin at any time during the write cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent writes to the AT28MC010 in the following ways: (a) Vcc sense—if Vcc is below 3.8V (typical) the write function is inhibited (b) Vcc power on delay—once Vcc has reached 3.8V the device will automatically time out 5ms (typical) before allowing a write (c) Write inhibit—holding any one of OE low, CE high or WE high inhibits write cycles (d) Noise filter—pulses of less than 15ns (typical) on the WE or CE inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT28MC010. Once the software protection is enabled a software algorithm must be issued to the device before a write may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three write commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three write commands must begin each write cycle in order for the writes to occur. All software write commands must obey the page write timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, but the software feature will guard against inadvertent writes during power transi-

AT28MC010 ---

Absolute Maximum Ratings*

_	
	Temperature Under Bias55°C to +125°C
	Storage Temperature65°C to +150°C
	All Input Voltages (including N.C. Pins) with Respect to Ground0.6V to +6.25V
	All Output Voltages with Respect to Ground0.6V to Vcc +0.6V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. and A.C. Operating Range

		AT28MC010-12	AT28MC010-15	AT28MC010-20	AT28MC010-25
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
remperatore (Gase)	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5V±10%	5V±10%	5V±10%	5V±10%

Operating Modes

Mode	CE	ŌĒ	WE	1/0
Read	ViL	VIL ,	ViH	Dout
Write ⁽²⁾	VIL	ViH	VIL	DIN
Standby/Write Inhibit	ViH	X ⁽¹⁾	×	High Z
Write Inhibit	×	X	ViH	
Write Inhibit	X	VIL	X	
Output Disable	X	ViH	х	High Z

Notes: 1. X can be VIL or VIH.

D.C. Characteristics

Symbol	Parameter	Condition	Min	Max	Units
lu	Input Load Current	VIN=0V to Vcc + 1V		20	μА
ILO	Output Leakage Current	V _{I/O} =0V to Vcc		20	μА
Is _B 1	Vcc Standby Current CMOS	CE=Vcc3V to Vcc + 1V		5	mA
ISB2	Vcc Standby Current TTL	CE=2.0V to Vcc + 1V		8	mA
Icc	Vcc Active Current	f=5MHz; lou _T =0mA CE=0V, OE=WE=Vcc		100	mA
VIL	Input Low Voltage			0.8	٧
ViH	Input High Voltage		2.0		V
VoL	Output Low Voltage	loL=2.1mA	· · · · · · · · · · · · · · · · · · ·	.45	٧
Voн	Output High Voltage	I _{OH} =-400μA	2.4		٧




^{2.} Refer to A.C. Programming Waveforms.



A.C. Read Characteristics

	1	AT28M	AT28MC010-12		AT28MC010-15		AT28MC010-20		AT28MC010-25	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc"	Address to Output Delay		120		150		200		250	ns
tce (1)	CE to Output Delay		120		150		200		250	ns
toE (2)	OE to Output Delay	0	60	0	70	0	80	0	100	ns
t _{DF} (3,4)	CE or OE to Output Float	0	50	0	50	0	60	0	70	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns


A.C. Read Waveforms



Notes:

- CE may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC}.
- OE may be delayed up to tCE tOE after the falling edge of CE without impact on tCE or by tACC - tOE after an address change without impact on tACC.
- 3. tpf is specified from \overline{OE} or \overline{CE} whichever occurs first (CL = 5pF).
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



Output Test Load

Pin Capacitance (f=1MHz T=25°C) (4)

	Тур	Max	Units	Conditions
CIN	20	40	pF	VIN = OV
Соит	20	40	pF	Vout = 0V

2-166


AT28MC010

A.C. Write Characteristics


Symbol	Parameter	. Min	Max	Units
tas, toes	Address, OE Set-up Time	. 10		ns
t AH ⁽¹⁾	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	. 0	-,	ns
twp	Write Pulse Width (WE or CE)	150	, , , , , , , , , , , , , , , , , , , ,	ns
tos	Data Set-up Time	100		ns
tDH,tOEH	Data, OE Hold Time	10		ns
twc	Write Cycle Time		- 10	ms

Notes: 1. A17 and A18 must remain valid throughout the WE or CE low pulse.

A.C. Write Waveforms- WE Controlled



A.C. Write Waveforms- CE Controlled



AIMEL




Page Mode Characteristics

Symbol	Parameter	Min	Тур	Max	Units
twc	Write Cycle Time		5	10	ms
tas	Address Set-up Time	10			ns
tah ⁽¹⁾	Address Hold Time	100			ns
tos	Data Set-up Time	50			ns
ton	Data Hold Time	10			ns
twp	Write Pulse Width	150			ns
t BLC	Byte Load Cycle Time		,	150	μs
twpH	Write Pulse Width High	100			ns
tow	Delay to Next Write	0			ns

Notes: 1. A15 and A16 must remain valid throughout the WE or CE low pulse.

Page Mode Write Waveforms



Notes:


A6 through A16 must specify the page address during each high to low transition of \overline{WE} (or \overline{CE}).

OE must be high only when WE and CE are both low.

AT28MC010

2


Software Data Protection Enable Algorithm (1.5.6)




Notes:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64 bytes of data are loaded.
- 5. A15 and A16 must address page to be written.
- 6. Quadrants determined by A15 and A16 act independently.

Software Data Protection Disable Algorithm (1,5,6)



Software Protected Program Cycle Waveform



Notes: A6 through A16 must specify the page address during each high to low transition of WE (or CE) after the software code has been entered.

OE must be high only when WE and CE are both low.






Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
ton	Data Hold Time	10			ns
TOEH	OE Hold Time	10			ns
t OE	OE to Output Delay			100	ns
twn	Write Recovery Time	0			ns

Note: 1. These parameters are characterized and not 100% tested.

Data Polling Waveforms




Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
ton	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay			100	ns
TOEHP	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Note: 1. These parameters are characterized and not 100% tested.

Toggle Bit Waveforms



Notes:

- 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.
- 2. Beginning and ending state of I/O6 will vary.

Any address location within the quadrant determined by A15 and A16 may be used but the address should not vary.

2-170 AT28MC010 I

Ordering Information

tacc (ns)	Icc (mA)				
	Active	Standby	Ordering Code	Package	Operation Range
120	100	0.5	AT28MC010-12MC	32M1	Commercial (0° to 70°C)
			AT28MC010-12MI	32M1	Industrial (-40° to 85°C)
			AT28MC010-12MM	32M1	Military (-55°C to 125°C)
			AT28MC010-12MMB	32M1	Military/883C Class B Components (-55°C to 125°C)
150	100	0.5	AT28MC010-15MC	32M1	Commercial (0° to 70°C)
			AT28MC010-15MI	32M1	Industrial (-40° to 85°C)
			AT28MC010-15MM	32M1	Military (-55°C to 125°C)
			AT28MC010-15MMB	32M1	Military/883C Class B Components (-55°C to 125°C)
200	100	0.5	AT28MC010-20MC	32M1	Commercial (0° to 70°C)
			AT28MC010-20MI	32M1	Industrial (-40° to 85°C)
			AT28MC010-20MM	32M1	Military (-55°C to 125°C)
			AT28MC010-20MMB	32M1	Military/883C Class B Components (-55°C to 125°C)
250	100	0.5	AT28MC010-25MC	32M1	Commercial (0° to 70°C)
			AT28MC010-25MI	32M1	Industrial (-40° to 85°C)
			AT28MC010-25MM	32M1	Military (-55°C to 125°C)
			AT28MC010-25MMB	32M1	Military/883C Class B Components (-55°C to 125°C)

Package Type					
32M1	32 Lead, Non-Windowed, Ceramic Dual Inline 32D6 Compatible LCC Module (Module)				

