
REVISIONS APPROVED DATE DESCRIPTION LTR Add device type 03. Add case outline Y. Α 20 Aug / Change supply voltage range. changes to table I. Editorial changes throughout. Change drawing CAGE number to 67268. REV PAGE REV STATUS REV AA 1213 114 OF PAGES PAGES MILITARY DRAWING **Defense Electronics Supply Center** This drawing is available for use by all Departments and Agencies of the Depart-Dayton, Ohio ment of Defense TITLE: MICROPROCESSOR, 16-BIT, N-CHANNEL, MONOLITHIC SILICON Original date of drawing: MICROCIRCUIT 20 May 1986 CODE DENT. NO. SIZE DWG NO 5962-85148 67268 AMSC N/A Α 28 REV PAGE OF 5962-E534

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

DESC FORM 193



- 1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
 - 1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Frequency	Circuit function
01	M80286-8	8 MHz	16-bit microprocessor
02	M80286-6	6 MHz	16-bit microprocessor
03	M80286-10	10 MHz	16-bit microprocessor

1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter

X

Case outline

P-AC 68-terminal (1.160" by 1.160") pin grid array 68-terminal ceramic quad package (see figure 3)

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

4.75 V dc minimum to 5.25 V dc maximum Minimum high level input voltage (VIH): 2.0 V dc to V_{CC+} .5 V dc 3.8 V dc to V_{CC+} .5 V dc Maximum low level input voltage (V_{IL}): -0.5 V dc to 0.8 V dc -0.5 V dc to 0.6 V dc Minimum high level output voltage- - - - - - - - - - - -2.4 V dc Maximum low level output voltage - - - - - - - - - -0.45 V dc Frequency of operation: 01 - - - - - - - -6 MHz 10 MHz Case operating temperature range - - - - - - - - - --55°C to +125°C

MILITARY	DRAWING
DEFENSE ELECTRON	IICS SUPPLY CENTER
DAYTO	N, OHIO

SIZE CODE IDENT. NO. DWG NO.

A 67268 5962-85148

REV A PAGE 2



2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Block diagram. The block diagram shall be as specified on figure 2.
 - 3.2.3 Case outlines. The case outlines shall be in accordance with 1.2.2 and figure 3.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.
- 3.4 $\frac{\text{Marking}}{\text{Marking}}$ Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked $\frac{\text{Marking}}{\text{Milh}}$ may also be marked as listed in 6.5 herein.

MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO

SIZE
CODE IDENT. NO. DWG NO.
5962-85148

REV A PAGE 3

Test	 Symbol	 Conditions	Device	Group A		mits	Unit
	 	-55°C < T _C < +125°C unless otherwise specified V _{CC} = 5.0 V ±5°	type 	subgroups 	Min	Max	
Input low voltage	I VIL		A11	1, 2, 3	-0.5	0.8	٧
Input high voltage	I _A IH		A11	1, 2, 3	2.0	V _{CC+} 1 0.5	٧
CLK input low voltage	VILC		 All	1, 2, 3	 -0.5	0.6	 V
CLK input high voltage	I VIHC		All	1, 2, 3	1 3.8 	V _{CC+}	 V
Output low voltage	VOL	I	A11	1, 2, 3	! 	0.45	 V
Output high voltage	VOH	I _{OH} = -400 μA	A11	1, 2, 3	2.4	 	V
Input leakage current	ILI	O A TAIN TACC	All	1, 2, 3		±10	<u>μ</u> Α
Input sustaining current on BUSY and ERROR pins	IIIL	V _{IN} = 0 V	A11	1, 2, 3	30	500	 μ A
Output leakage current	I _{L01}	 0.45 V ≤ V _{OUT} ≤ V _{CC}	A11	1, 2, 3		±20	l μ A
Output leakage current	IL02	1 0 V < V _{OUT} < 0.45 V 	A11 	1, 2, 3	 	±1	 mA
Supply current 2/	ICC		A11	1, 2, 3	 	600) mA

See footnotes at end of table.

Other input capacitance | CIN

CLK input capacitance

Input/Output capacitance

MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO

SIZE
CODE IDENT. NO. DWG NO.
5962-85148

REV A PAGE 4

See 4.3.1c

See 4.3.1c

See 4.3.1c

A11

A11

All

4

4

20 |

10 |

20 İ

pF

рF

рF

DESC FORM 193A FEB 86 $F_c = 1 \text{ MHz}$

 $|F_C = 1 \text{ MHz}$

 $F_C = 1 \text{ MHz}$

IC_{CLK}

įς0

	1
1	7

Test	3/ WaVeform reference	unl	55°C < ess oۓ	ndition T _{C <} +1 nerwise 5.0 V ±	.25°C specified	Devic			oup / bgro		Lin	nits Max 	Unit
System clock period	1 1					1 0	1	19.	10.	11	1/ 62	250	ns
System crock period		i I			i	1 0		T 1		1	83	250	Ī
	j	i I				1 0		Γ 1		٦	50	250	
System clock low time	2	0 1.0	· V			1 0		i 19.	10,	11	1/ 15	225	l ns
			•			0		† ^ 	•		20	225	
		 				1 0	3	T		Ī	12	234	Γ
System clock high time	3	0 3.6	٧			1 0	1	19,	10,	11		1/ 2 35	ns
	1	 				1 0	2	Ţ			1/ 25	230	
	1]]				1 0	3	T			1/ 16	238	Г !
1/ System clock rise time		11.0 V	to 3.6	5 V		01,	02	9,	10,	11		10	ns
		 				0	3	T L				l 8	T
1/ System clock fall time		3.6 V	to 1.0	o v		01,	02	9,	10,	11		10	ns
		! !				1 0	3	I .				8	
Asynchronous input	4	[]				.01,	03	ļ9, T	10,	11	20	 	l ns
setup time 4/				,		<u> 0</u>	2	<u> </u>			30	<u> </u>	<u> </u>
Asynchronous input	5					01,	03	۱ <u>9</u> ,	10,	11	20	<u> </u>	ns
hold time <u>5</u> /	<u> </u>	! !				0	2	<u> </u>			30	<u> </u> 	
RESET setup time	6					0	1	ļ9,	10,	11	28	ļ 	ns
						0	2			_	33		į
	<u> </u>	<u> </u>				0	3	<u> </u>			23	<u> </u>	<u>i</u>
RESET hold time	7					TA	1	9,	10,	11	5	 	ns
Read data setup time	1 8	 				1 0	1	19,	10,	11	10	<u> </u>	ns
	I I	 				1 0	2	! !		_	20	<u> </u>	! [
	1] 				1 0	3	T			8		! !
ee footnotes at end of t	table.			,									
MILITARY DR			SIZE A		67268	NO. [owg		62-8	514	8		
DEFENSE ELECTRONICS S DAYTON, OH		EH			REV	Α			PA	GE	5		

Powered by ICminer.com Electronic-Library Service CopyRight 2003

Test	3/ Wave-	Conditions	Device		oup /			nits	Unit
	form refer- ence	-55°C < T _C < +125°C unless otherwise specified V _{CC} = 5.0 V ±5%	type 	sul	bgro	ups l	Min	Max	
Read data hold time	9		A11	 9, 	10,	11	8		ns
Ready setup time	10		01	19,	10,	11	38		ns
	!!!		02	 			50	! 	
			03				26	 	
Ready hold time	11		01, 03	ļ9,	10,	11	25		ns
			02	<u> </u>			35		
Status/PEACK valid delay	12	<u>5</u> /, <u>6</u> /	01	9,	10,	11	1	40	ns
30.2			02	ļ		į	1	55	
	<u> </u>		03	<u> </u>			1	22	
Address valid delay	13	<u>5</u> /, <u>6</u> /	01	ļ9,	10,	11	1	60	ns
			02	ļ		į	1	80	 -
			03	<u> </u>			1	47	
rite data valid delay	14	5/, 6/	01	 9,	10,	11		50	ns
			02	<u> </u>			1/ 0	65	
] 1]]		03				0	40	
Address/status/data	15	<u>5</u> /, <u>7</u> /	01	ļ9,	10,	11]	0	50	ns
float delay			02	<u> </u>			0	80	
	! !		1 03	1		į	0	1 47	
	<u> </u>								<u> </u>
HLDA valid delay	16	<u>5</u> /, <u>6</u> /	01	<u>j</u> [9,	10,	11		Ī	ns

Guaranteed if not tested.

0 | 47 |

floating condition. Output load: $C_L = 100$ pF. Float condition occurs when output current is less than I_{L0} in magnitude.

MILITARY DRAWING	SIZE A	1	7268	10 .	"	62-85148	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO			REV	A		PAGE	6


Low temperature is worst case. See figure 4.

^{1/} 2/ 3/ 4/ Asynchronous inputs are INTR, NMI, HOLD, PEREQ, ERROR, and BUSY. This specification is given only for testing purposes to assure recognition at a specific CLK edge.

Delay from 0.8 V on the CLK to 0.8 V or 2.0 V or float on the output as appropriate for valid or

Case X

Component pad view -- As viewed from underside of component when mounted on the board.



NOTE: N.C. signals must not be connected.

FIGURE 1. Terminal connections.

MILITARY DRAWING	SIZE A	67268	. DWG NO.	5962-8514	3
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	Α	PAGE	7


Case X P.C. Board View -- As viewed from the component side of the P.C. board. ERROR (51) (49) (47) (45) (43) 40 38 36 34 DO CAP ERROR A_O BUSY A A 2 N.C. CLK VCC N.C. INTR RESET A3 N.C. NMI V_{SS} PEREO A 4 A 5 V_{CC} READY A 6 A7 HOLD HLDA AB A₉ COD/INTA M / 10 AIO AII (6)(8)(10)(12)(4)(16) (19) (18) LOCK N.C. (2) A12 A 13 PIN NO. I MARK -NOTE: N.C. signals must not be connected. FIGURE 1. Terminal connections - Continued. CODE IDENT. NO. DWG NO. SIZE **MILITARY DRAWING** 67268 5962-85148 Α **DEFENSE ELECTRONICS SUPPLY CENTER**


REV


PAGE

8

DAYTON, OHIO










 Symbo1	Inche	es	 Millime 	eters
- 	 Min 	Max	l Min	Max
A	1 10.080	0.106	2.03	2.69
B	0.016	0.020	0.41	0.51
B ₁	0.040	0.060	1.02	1.52
1 B ₂	 0.030 	1 10.040 1	0.76	1.02
B3	 0.005 	 0.020 	0.13	0.51
С	0.008	0.012	0.20	0.31
D	1.640	1.870	 41.66 	47.50
01	0.935	1 10.970	 23.75 	24.64
D ₂	0.800) BSC	20.3	2 BSC
e ₁	0.050	D BSC	1.2	7 BSC
i L	0.375	0.450	9.53	11.43
L ₁	0.040	0.060	1.02	1.52
N	6	8	 68 	B
S	0.066	 0.087 	1.68	2.21
s ₁	 0.050] 	1.27	

FIGURE 3. Case outline Y - Continued.

MILITARY DRAWING	SIZE A	 10ENT. NO 7268	D. DWG N	0. 5962-85148	3
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	A	PAGE	12








Asynchronous input signal timing

BUS CYCLE TYPE




NOTES:

- PCLK indicates which processor cycle phase will occur on the next CLK. PCLK may not indicate the correct phase until the first bus cycle is performed.
- These inputs are asynchronous. The setup and hold times shown assure recognition for testing purposes.

FIGURE 4. Waveforms - Continued.

MILITARY DRAWING	SIZE A	67268	DWG NO. 5962-85	148
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV A	PAGE	16


Reset input timing and subsequent processor cycle phase




NOTE: When RESET meets the setup time shown, the next CLK will start or repeat ϕ 2 of a processor cycle.

FIGURE 4. Waveforms - Continued.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE	7268	DWG NO	5962-851	48
DAYTON, OHIO		REV	A	PAGE	17



PEREQ/PEACK timing for one transfer only.




Assuming word-aligned memory operand, if odd aligned, 80286 transfers to/from memory byte-at-a-time with two memory cycles.

- NOTES:
 1. PEACK always goes active during the first bus operation of a processor extension data operand and transfer sequence. The first bus operation will be either a memory read at operand address or I/O read at port address 00FA(H).
- To prevent a second processor extension data operand transfer, the worst case maximum time (shown above) is: $3 \times 0 11_{MAX} \Theta_{MIN}$. The actual configuration dependent, maximum time is: $3 \times (1) - 11_{MAX} \Theta_{MIN} + A \times 2 \times (1)$. A is the number of extra T_C states added to either the first or second bus operation of the processor extension data operand transfer sequence.

FIGURE 4. Waveforms - Continued.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	A 67268		D w G NO. 5962-85148	
		REV	A PAGE	19

FEB 86




Pin state during reset

NOTES:

- Setup time for RESET ♠ may be violated with the consideration that ½1 of the processor clock may begin one system CLK period later.
 Setup and hold times for RESET ♠ must be met for proper operation, but
- RESET ♦ may occur during \$1 or \$2.
- 3. The data bus is only guaranteed to be in three-state OFF at the time shown.
 4. HOLD is acknowledged during RESET, causing HLDA to go active and the appropriate pins to float. If HOLD remains active while RESET goes inactive, the device remains in HOLD state and will not perform any bus accesses until HOLD is de-activated.


FIGURE 4. Waveforms - Continued.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	67268		DWG NO. 5962-85148		
			REV	Α	PAGE	21



- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test (method 1015 of MIL-STD-883).
 - Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} and C_{O} measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance.
 - d. Subgroups 7 and 8 shall consist of verifying the instruction set.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	7268	DWG NO	62-85148		•
		REV A		PAGE	22	



- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

MIL-STO-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
IFinal electrical test parameters (method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point lelectrical parameters (method 5005)	2, 8(125°C), 10
Additional electrical subgroups for group C periodic inspections	

^{*} PDA applies to subgroups 1 and 7.

- PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
- 6. NOTES
- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
 - 6.2 Replaceability. Replaceability is determined as follows:
 - a. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - b. When a QPL source is established, the part numbered device specified in this drawing will be replaced by the microcircuit identified as part number M38510/535--B--.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	67268		D. DWG NO. 5962-85148		
			REV A		PAGE	23

- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.
- 6.4 Symbols, definitions, and functional descriptions. The symbols, definitions, and functional description for these devices shall be as follows:

Symbol	Туре	Name and fun	ction				
PEREQ PEACK	I O	Processor extension operand request and acknowledge extend the memory management and protection capabilities of the device to processor extensions. The PEREQ input requests the device to perform a data operand transfer for a processor extension. The PEACK output signals the processor extension when the requested operand is being transferred. PEREQ is active HIGH and floats to 3-state OFF during bus hold acknowledge. PEACK may be asynchronous to the system clock. PEACK is active LOW.					
BUSY ERROR	I I	condition of a processor input stops device progr instructions until BUSY be interrupted while wai active ERROR input cause extension interrupt when	and error indicate the operating extension to the device. An active BUS am execution on WAIT and some ESC becomes inactive (HIGH). The device may ting for BUSY to become inactive. An esthe device to perform a processor executing WAIT or some ESC buts are active LOW and may be sem clock.				
RESET	I	active HIGH. The device LOW to HIGH transition o than 16 system clock cyc pins of the device enter	System reset clears the internal logic of the device and is active HIGH. The device may be reinitialized at any time with a LOW to HIGH transition on RESET which remains active for more than 16 system clock cycles. During RESET active, the output pins of the device enter the state shown below: Device pin state during reset				
į		Pin value	Pin names				
 			$\overline{S_0,\overline{S_1}}$, \overline{PEACK} , A23-A0, \overline{BHE} , \overline{LOCK} M/IO, COD/INTA, HLDA D ₁₅ - D ₀ begins after a HIGH to LOW transition or				

Operation of the device begins after a HIGH to LOW transition on RESET. The HIGH to LOW transition of RESET must be synchronous to the system clock. Approximately 50 system clock cycles are required by the device for internal initializations before the first bus cycle to fetch code from the power-on execution address is performed.

A LOW to HIGH transition of RESET synchronous to the system clock will end a processor cycle at the second HIGH to LOW transition of the system clock. The LOW to HIGH transition of RESET may be asynchronous to the system clock; however, in this case it cannot be predetermined which phase of the processor clock will occur during the next system clock period. Synchronous LOW to HIGH transitions of RESET are required only for systems where the processor clock must be phase synchronous to another clock.

MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO

SIZE A	67268	1	62-85148	
	REV A		PAGE	24

Symbol	Туре		1	Name an	d fun	ction			
v _{ss}	I	<u>Sys</u>	tem groun	<u>d</u> : 0 v	olts.				
Vcc	I	System power: +5 volt power supply							
CAP	I	Substrate filter capacitor: a 0.047 μF ±20% 12 V capacitor must be connected between this pin and ground. This capacitor filters the output of the internal substrate bias generator. A maximum dc leakage current of 1 μA is allowed through the capacitor. For correct operation of the device, the substrate bias generator must charge this capacitor to its operating voltage. The capacitor chargeup time is 5 milliseconds (maximum) after VCC and CLK reach their specified ac and dc parameters. RESET may be applied to prevent spurious activity by the CPU during this time. After this time, the device processor clock can be synchronized to another clock by pulsing RESET LOW synchronous to the system clock.							
<u>s₁, s₀</u>	0	wii is are	Bus cycle status indicates initiation of a bus cycle and, along with M/IO and COD/INTA, defines the type of bus cycle. The bus is in a T_S state whenever one or both are LOW, $\overline{S_1}$ and $\overline{S_0}$ are active LOW and float to 3-state OFF during bus hold acknowledge.						
 	1				Bus	cycle	status definition		
 			COD/INTA	M/IO	51	20	Bus cycle initiated		
. ,			O(LOW) O O O O O I O I I I I I I	0 0 0 1 1 1 1 0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1 0 0 1 1 1 1 1 1		IF A1 = 1 then halt; else shutdown Memory data read Memory data write None; not a status cycle Reserved I/O read I/O write None; not a status cycle Reserved Memory instruction read Reserved		
M/TO	0	If in cy	HIGH duri	ng T _S , If Lo progre	a mer DW. ai	mory c n I/O	nes memory access from I/O access. cycle or a halt/shutdown cycle is cycle or an interrupt acknowledge floats to 3-state OFF during bus		
MILITA	RY DRAWING	G	SIZE	CODE		_	D. DWG NO. 5962-85148		
	TRONICS SUPPLY CE			פ	726	00	3302-03140		

FEB 86

Symbol	Туре	Name and function
COD/INTA	0	Code/interrupt acknowledge distinguishes instruction fetch cycle from memory data read cycles. Also distinguishes interrupt acknowledge cycles from I/O cycles. COD/INTA floats to 3-state OFF during bus hold acknowledge. Its timing is the same as M/IO
LOCK	0	Bus lock indicates that other system bus masters are not to gain control of the system bus following the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruction prefix or automatically by device hardware during memory XCHG instructions, interrupt acknowledge, or descriptor table access. LOCK is active LOW and floats to 3-state OFF during bus hold acknowledge.
READY	I	Bus ready terminates a bus cycle. Bus cycles are extended without limit until terminated by READY LOW, READY is an active LOW synchronous input requiring setup and hold times relative to the system clock be met for correct operation. READY is ignored during bus hold acknowledge.
HOLD HLDA	I 0	Bus hold request and hold acknowledge control ownership of the device local bus. The HOLD input allows another local bus maste to request control of the local bus. When control is granted, the device will float its bus drives to 3-state OFF and then activate HLDA, thus entering the bus hold acknowledge condition. The local bus will remain granted to the requesting master until HOLD becomes inactive which results in the device deactivating HLDA and regaining control of the local bus. This terminates the bus hold acknowledge condition. HOLD may be synchronous to the system clock. These signals are active HIGH.
INTR	I	Interrupt request requests the device to suspend its current program execution and service a pending external request. Interrupt requests are masked whenever the interrupt enable bit in the flag word is cleared. When the device responds to an interrupt request, it performs two interrupt acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the interrupt. To assure program interruption, INTR must remain active until the first interrupt acknowledge cycle completed. INTR is sampled at the beginning of each processor cycle and must be active HIGH at least two processor cycles before the current instruction ends in order to interrupt before the next instruction. INTR is level sensitive, active HIGH, and may be asynchronous to the system clock.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	67268		NO. DWG NO. 5962-85148		
			REV A		PAGE	26

Symbol Symbol	Туре	N	ame and func	tion				
NMI	I .	internally su cycles are pe flag word doe HIGH, may be triggered aft recognition, four system o	Non-maskable interrupt request interrupts the device with an internally supplied vector value of 2. No interrupt acknowledge cycles are performed. The interrupt enable bit in the device flag word does not affect this input. The NMI input is active HIGH, may be asynchronous to the system clock, and is edge triggered after internal synchronization. For proper recognition, the input must have been previously LOW for at least four system clock cycles and remain HIGH for at least four system clock cycles.					
CLK	Ī	systems. It processor clo	is divided b ock. The int to an exterr	e fundamental timing for multi-tasking by two inside the device to generate the cernal divided-by-two circuitry can be al clock generator by a LOW to HIGH nput.				
D ₁₅ - D ₀	1/0	acknowledge r	read cycles; data bus is	ing memory, I/O, and interrupt outputs data during memory and I/O writactive HIGH and floats to 3-state OFF ige.				
A ₂₃ - A ₀	0	1s LOW when d A23-A16 are L	lata is to be .OW during I/	cal memory and I/O port addresses. AO transferred on pins D7-D0. O transfers. The address bus is 3-state OFF during bus hold acknowledge				
BHE	0	the data bus, the upper byt condition chi	$\overline{D_{15}}$ -Dg. Eite of the datip select fur	s transfer or data on the upper byte of ight-bit oriented devices assigned to a bus would normally use BHE to actions. BHE is active LOW and floats and acknowledge. BHE and AO encodings				
 			AO value	Function				
İ		<u> </u>	<u> </u>					
İ		0	0 1	Word transfer Byte transfer on upper half of data bo				
		1	0	(D ₁₅ -D ₈) Byte transfer on lower half of data be				
+		1	1	(D7-D0) Reserved				

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	67268	DWG NO. 5962-85148	
		REV A	PAGE	27

6.5 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5) has been submitted to DESC-ECS.

	Vendor	Vendor	Replacement military specification part number
Military drawing	CAGE	similar part	
part number	number	number 1/	
 5962-8514801XX 5962-8514801YX	34649 34649	MG80286-8/8 MQ80286-8/8	M38510/53502BXX M38510/53502BYX
5962-8514802XX	34649	MG80286-6/B	M38510/53501BXX
5962-8514802YX	34649	MQ80286-6/B	M38510/53501BYX
5962-8514803XX	34649	MG80286-10/8	
5962-8514803YX	34649	MQ80286-10/8	

 $\frac{1}{2}$ Caution: Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number 34649 Vendor name and address

Intel Corporation 5000 W. Williams Field Road Chandler, AZ 85224

★ U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-073/6005-7

MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO

SIZE CODE IDENT. NO. DWG NO. 5962-85148

REV A PAGE 28