

MOTOROLA

Synchronous 4-Bit Up/Down Binary Counter With Mode Control


ELECTRICALLY TESTED PER: MIL-M-38510/31509

The 54LS191 is a synchronous UP/DOWN Modulo-16 Binary Counter. State changes of the counters are synchronous with the LOW-to-HIGH transition of the Clock Pulse input.

An asynchronous Parallel Load (\overline{PL}) input overrides counting and loads the data present on the P_Π inputs into the flip-flops, which makes it possible to use the circuits as programmable counters. A Count Enable (\overline{CE}) input serves as the carry/borrow input in multi-stage counters. An Up/Down Count Control (\overline{U}/D) input determines whether a circuit counts up or down. A Terminal Count (TC) output and a Ripple Clock (\overline{RC}) output provide overflow/underflow indication and make possible a variety of methods for generating carry/borrow signals in multi-stage counter applications.

- Low Power . . . 90 mW Typical Dissipation
- High-Speed . . . 25 MHz Typical Count Frequency
- Synchronous Counting
- · Asynchronous Parallel Load
- Individual Preset Inputs
- Count Enable and Up/Down Control Inputs
- Cascadable
- Input Clamp Diodes Limit High-Speed Termination Effects

LOGIC DIAGRAM



Military 54LS191



AVAILABLE AS:

1) JAN: JM38510/31509BXA 2) SMD: 7600901

3) 883: 54LS191/BXAJC

X = CASE OUTLINE AS FOLLOWS: PACKAGE: CERDIP: E CERFLAT: F LCC: 2

THE LETTER "M" APPEARS BEFORE THE / ON LCC.

PIN ASSIGNMENTS								
FUNCT.	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)				
P ₁	1	1	2	Vcc				
Q ₁	2	2	3	VCC				
Q ₀	3	3	4	VCC				
CE	4	4	5	VCC				
Ũ/D	5	5	7	VCC				
Q ₂	6	6	8	VCC				
Q ₃	7	7	9	VCC				
GND	8	8	10	GND				
P ₃	9	9	12	VCC				
P ₂	10	10	13	VCC				
PL	11	11	14	GND				
TC	12	12	15	OPEN				
RC	13	13	17	VCC				
CP	14	14	18	GND				
P ₀	15	15	19	VCC				
Vcc	16	16	20	VCC				
BURN-IN CONDITIONS:								

MODE SELECT TABLE									
	Inp	uts	Mode						
PL	CE	Ū/D	CP	Mode					
H	L	L	7	Count Up					
Н	L	н		Count Down					
L	Х	Х	X Preset (Asyn.)						
н	lн	x	l x	No Change (Hold)					

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

V_{CC} = 5.0 V MIN/6.0 V MAX

T= LOW Pulse

MOTOROLA MILITARY FAST/LS/TTL DATA

FUNCTIONAL DESCRIPTION

The 'LS191 is a synchronous Up/Down 4-Bit Binary Counter. The operating modes of the 'LS190 decade counter and the 'LS191 binary counter are identical, with the only difference being the count sequences as noted in the state diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (\overline{PL}) input is LOW, information present on the Parallel Data inputs (Po-P3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the $\overline{\sf CE}$ input inhibits counting. When CE is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. direction of counting is determined by the U/D input signal, as indicated in the Mode Select Table. When counting is to be enabled, the CE signal can be made LOW when the clock is in either state. However, when counting is to be inhibited, the LOW-to-HIGH CE transition must occur only while the clock is HIGH. Similarly, the U/D signal should only be changed when either CE or the clock is HIGH.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches maximum (9 for the 'LS190, 15 for the 'LS191) in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until \overline{U}/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When $\overline{\text{CE}}$ is LOW and TC is HIGH, the $\overline{\text{RC}}$ output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multi-stage counters, as indicated in Figures a and b. In Figure a, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on CE inhibits the RC output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure b. All clock inputs are driven in parallel and the $\overline{\mathrm{RC}}$ outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/ borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the RC output of any package goes HIGH shortly after its CP input goes HIGH.


The configuration shown in Figure c avoids ripple delays and their associated restrictions. The CE input signal for a given stage is formed by combining the TC signals from all the proceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures a and b doesn't apply, because the TC output of a given stage is not affected by its own CE.

	Pin Names		Loading (Note a)			
		HIGH	LOW			
CE	Count Enable (Active LOW) Input	1.5 U.L.	0.7 U.L.			
СР	Clock Pulse (Active HIGH going edge) Input	0.5 U.L.	0.25 U.L.			
Ū/D	Up/Down Count Control Input	0.5 U.L.	0.25 U.L.			
PL	Parallel Load Control (Active LOW) Input	0.5 U.L.	0.25 U.L.			
Pn	Parallel Data Inputs	0.5 U.L.	0.25 U.L.			
Qn	Flip-Flop Outputs (Note b)	10 U.L.	5(2.5) U.L.			
RC	Ripple Clock Output (Note b)	10 U.L.	5(2.5) U.L.			
TC	Terminal Count Output (Note b)	10 U.L.	5(2.5) U.L.			

RC TRUTH TABLE								
	Inputs Output							
CE	TC*	RC						
L	Н	5						
Н	х	X	н					
X	L	X	Н					

*TC is generated internally

STATE DIAGRAM



NOTES:

One TTL Unit Load (U.L.) = 40 µA HIGH/ 1.6 mA LOW.

The Output LOW drive factor is 2.5 U.L. for Military (54) Temperature Ranges.

MOTOROLA MILITARY FAST/LS/TTL DATA 5-257

Figure a. n-Stage Counter Using Ripple Clock




Figure b. Synchronous n-Stage Counter Using Carry/Borrow






Figure c. Synchronous n-Stage Counter with Parallel Gated Carry/Borrow






NOTES:


- 1. The pulse generator has the following characteristics: $V_{gen}=3.0 \text{ V, PRR} \leq 1.0 \text{ MHz, } t_f \leq 15 \text{ ns, } t_f \leq 6.0 \text{ ns, between } 0.7 \text{ V} \\ \text{and } 2.7 \text{ V, } t_n=0.5 \text{ } \mu \text{s and } Z_{OUT} \approx 50 \text{ } \Omega.$
- 2. All diodes are 1N3064 or equivalent.
- 3. C_L = 50 pF \pm 10%, including scope probe, wiring, and stray capacitance without package in test fixture.
- 4. Voltage values are with respect to ground terminal.
- 5. R_L = $2.0 \text{ k}\Omega \pm 5.0\%$
- 6. f_{MAX} : $t_f = t_f \le 6.0 \text{ ns.}$
- 7. Terminal conditions (pins not designated may be high \geq 2.0 V, low \leq 0.7 V, or open).

MOTOROLA MILITARY FAST/LS/TTL DATA

5-258



SERIAL LOADED VOLTAGE WAVEFORMS (COUNT UP MODE)



MOTOROLA MILITARY FAST/LS/TTL DATA 5-259

Symbol Parameter			Limits					Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C + 12			25°C – 55°C		i°C	\dagger	
	Static Parameters:	Subgr	Subgroup 1		Subgroup 2		Subgroup 3		
		Min	Max	Min	Max	Min	Max		
Vон	Logical "1" Output Voltage	2.5		2.5		2.5		V	$\begin{split} &V_{CC}=4.5 \text{ V, } I_{OH}=-0.4 \text{ mA,} \\ &V_{IH}=2.0 \text{ V, } V_{IN}=0.7 \text{ V,} \\ &\text{other inputs are open.} \end{split}$
VOL	Logical "0" Output Voltage		0.4		0.4		0.4	٧	V_{CC} = 4.5 V, I_{OL} = 4.0 mA, V_{IL} = 0.7 V V_{IN} = 2.0 V, other inputs are open.
VIC	Input Clamping Voltage		- 1.5					V	$V_{CC} = 4.5 \text{ V}$, $I_{IN} = -18 \text{ mA}$, other inputs are open.
IH(CE)	Logical "1" - Input Current		60		60		60	μА	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other inputs are open.
IHH(CE)	Logical "1" Input Current		300		300		300	μА	V _{CC} = 5.5 V, V _{IHH} = 5.5 V, other inputs are open.
¹ ІН	Logical "1" Input Current		20		20		20	μА	V_{CC} = 5.5 V, V_{IH} = 2.7 V, other inputs are open, \overline{PL} = 5.5 V or 2.7 V.
I _I III	Logical "1" Input Current		100		100		100	μА	$V_{CC} = 5.5 \text{ V}, V_{IHH} = 5.5 \text{ V},$ other inputs are open, $\overline{PL} = 5.5 \text{ V}.$
IIL(CE)	Logical "0" Input Current	- 0.36	- 1.08	- 0.36	- 1.08	- 0.36	- 1.08	mA	$V_{CC} = 5.5 \text{ V}, \text{ V}_{IL} = 0.4 \text{ V} (\overline{CE}),$ other input (\overline{U}/D) = 5.5 V.
lir.	Logical "0" Input Current	- 0.12	- 0.36	- 0.12	- 0.36	- 0.12	- 0.36	mA	$V_{CC} = 5.5 \text{ V}, V_{IL} = 0.4 \text{ V},$ other inputs are open, $\overline{PL} = \text{GND}, 0.4 \text{ V} \text{ or open}.$
los	Output Short Circuit Current	- 20	- 100	- 20	- 100	- 20	- 100	mA	$\begin{split} &V_{CC} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V}, \\ &\text{other inputs are open,} \\ &\overline{\text{PL}} = \text{GND, } V_{OUT} = \text{GND.} \end{split}$
lcc	Power Supply Current Off		35		35		35	mA	V _{CC} = 5.5 V, V _{IN} = GND (all inputs).
VIH	Logical "1" Input Voltage	2.0		2.0		2.0		٧	V _{CC} = 4.5 V.
VIL	Logical "0" Input Voltage		0.7		0.7		0.7	٧	V _{CC} = 4.5 V.
	Functional Tests	Subg	roup 7	Subgr	oup 8A	Subgr	oup 8B		per Truth Table with $V_{CC} = 4.5 \text{ V}$, $V_{INL} = 0.4 \text{ V}$, and $V_{INH} = 2.5 \text{ V}$.

Symbol	Parameter	Limits					Unit	Test Condition (Unless Otherwise Specified)	
		+ 25°C Subgroup 9		+ 125°C Subgroup 10		- 55°C Subgroup 11			
	Switching Parameters:								
		Min	Max	Min	Max	Min	Max		
tPHL10 tPHL10	Propagation Delay /Data-Output PL to Q Outputs	3.0	55 50	3.0	77 72	3.0	77 72	ns	$V_{CC} = 5.0 \text{ V}, C_L = 50 \text{ pF}, R_L = 2.0 \text{ k}\Omega.$ $V_{CC} = 5.0 \text{ V}, C_L = 15 \text{ pF}.$
tPLH8 tPLH8	Propagation Delay /Data-Output PL to Q Outputs	3.0	38 33	3.0	53 48	3.0	53 48	ns	$V_{CC} = 5.0 \text{ V}, C_{L} = 50 \text{ pF}, R_{L} = 2.0 \text{ k}\Omega.$ $V_{CC} = 5.0 \text{ V}, C_{L} = 15 \text{ pF}.$
^t PHL14 ^t PHL14	Propagation Delay /Data-Output Clock to Q Outputs	3.0	41 36	3.0	57 52	3.0	57 52	ns	$V_{CC} = 5.0 \text{ V}, C_L = 50 \text{ pF}, R_L = 2.0 \text{ k}\Omega.$ $V_{CC} = 5.0 \text{ V}, C_L = 15 \text{ pF}.$
^t РLН11 ^t РLН11	Propagation Delay /Data-Output Clock to Q Outputs	3.0	29 24	3.0	41 36	3.0	41 36	ns	V_{CC} = 5.0 V, C_L = 50 pF, R_L = 2.0 k Ω . V_{CC} = 5.0 V, C_L = 15 pF.
tPHL15 tPHL15	Propagation Delay /Data-Output Clock to TC	3.0 —	57 52	3.0	80 75	3.0	80 75	ns	$V_{CC} = 5.0 \text{ V}, C_L = 50 \text{ pF}, R_L = 2.0 \text{ k}\Omega.$ $V_{CC} = 5.0 \text{ V}, C_L = 15 \text{ pF}.$
^t PLH12 ^t PLH12	Propagation Delay /Data-Output Clock to TC	3.0	47 42	3.0	66 61	3.0	66 61	ns	$V_{CC} = 5.0 \text{ V}, C_L = 50 \text{ pF}, R_L = 2.0 \text{ k}\Omega.$ $V_{CC} = 5.0 \text{ V}, C_L = 15 \text{ pF}.$
fMAX fMAX	Maximum Clock Frequency	18 20		18 —		18 —		MHz	$V_{CC} = 5.0 \text{ V}, C_L = 50 \text{ pF}, R_L = 2.0 \text{ k}\Omega.$ $V_{CC} = 5.0 \text{ V}, C_L = 15 \text{ pF}.$

NOTE:

^{1.} The limit specified for C_L = 15 pF are guaranteed but not tested.