




# 512Kx8 MONOLITHIC SRAM

## FEATURES

- Access Times 70, 85, 100 and 120nS
- Commercial, Industrial and Military Temperature Range
- MIL-STD-883 Compliant Devices Available, SMD # 5962-95613 (pending)
- 5 Volt Power Supply
- Packaging
  - 36 pin Ceramic Flat Pack, JEDEC Approved Revolutionary Pinout (Package 200)
  - 36 pin Ceramic SOJ, JEDEC Approved Revolutionary Pinout (Package 100)
  - 32 pin Ceramic DIP, JEDEC Approved Pinout (Package 300)
- Low Power CMOS
- TTL Compatible Inputs and Outputs

### FIG. 1 PIN CONFIGURATION FOR WMS512K8-XFX, SMD 5962-95613 (Pending)

TOP VIEW  
FLAT PACK




### PIN DESCRIPTION

A0-18	Address Inputs
I/O0-7	Data Input/Output
CS	Chip Select
OE	Output Enable
WE	Write Enable
Vcc	+5.0V Power
Vss	Ground

### FIG. 2 PIN CONFIGURATION FOR WMS512K8-XDJX, SMD 5962-95613 (Pending)

TOP VIEW  
CSOJ




### PIN DESCRIPTION

A0-18	Address Inputs
I/O0-7	Data Input/Output
CS	Chip Select
OE	Output Enable
WE	Write Enable
Vcc	+5.0V Power
Vss	Ground

### FIG. 3 PIN CONFIGURATION FOR WMS512K8-XCX, SMD 5962-95613 (Pending)

TOP VIEW  
DIP



### PIN DESCRIPTION

A0-18	Address Inputs
I/O0-7	Data Input/Output
CS	Chip Select
OE	Output Enable
WE	Write Enable
Vcc	+5.0V Power
Vss	Ground



ABSOLUTE MAXIMUM RATINGS

Table with 5 columns: Parameter, Symbol, Min, Max, Unit. Rows include Operating Temperature, Storage Temperature, Signal Voltage Relative to GND, Junction Temperature, and Supply Voltage.

TRUTH TABLE

Table with 6 columns: CS, OE, WE, Mode, Data I/O, Power. Rows show combinations of control signals and their effects on data I/O and power.

RECOMMENDED OPERATING CONDITIONS

Table with 5 columns: Parameter, Symbol, Min, Max, Unit. Rows include Supply Voltage, Input High Voltage, Input Low Voltage, and Operating Temp. (Mil.).

CAPACITANCE (TA = +25°C)

Table with 5 columns: Parameter, Symbol, Condition, Max, Unit. Rows include Input capacitance and Output capacitance.

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Table with 5 columns: Parameter, Symbol, Conditions, Min, Max, Units. Rows include Input Leakage Current, Output Leakage Current, Operating Supply Current, Standby Current, Output Low Voltage, and Output High Voltage.


NOTE: DC test conditions: VIH = Vcc - 0.3V, VIL = 0.3V

DATA RETENTION CHARACTERISTICS

(TA = -55°C to +125°C)

Table with 6 columns: Parameter, Symbol, Conditions, Min, Typ, Max, Units. Rows include Data Retention Supply Voltage and Data Retention Current.

FIG. 2 AC TEST CIRCUIT



AC TEST CONDITIONS

Table with 3 columns: Parameter, Typ, Unit. Rows include Input Pulse Levels, Input Rise and Fall, Input and Output Reference Level, and Output Timing Reference Level.

NOTES:

Vz is programmable from -2V to +7V. IOL & IOH programmable from 0 to 16mA. Tester Impedance Z0 = 75 Ω. Vz is typically the midpoint of VOH and VOL. IOL & IOH are adjusted to simulate a typical resistive load circuit. ATE tester includes jig capacitance.

3 SRAM MONOLITHICS



AC CHARACTERISTICS

(Vcc = 5.0V, Vss = 0V, TA = -55°C to +125°C)

Parameter	Symbol	-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle										
Read Cycle Time	t <sub>RC</sub>	70		85		100		120		nS
Address Access Time	t <sub>AA</sub>		70		85		100		120	nS
Output Hold from Address Change	t <sub>OH</sub>	10		10		10		10		nS
Chip Select Access Time	t <sub>ACS</sub>		70		85		100		120	nS
Output Enable to Output Valid	t <sub>OE</sub>		35		40		50		60	nS
Chip Select to Output in Low Z	t <sub>CLZ'</sub>	10		10		10		10		nS
Output Enable to Output in Low Z	t <sub>OLZ'</sub>	5		5		5		5		nS
Chip Disable to Output in High Z	t <sub>CHZ'</sub>		25		25		35		35	nS
Output Disable to Output in High Z	t <sub>OHZ'</sub>		25		25		35		35	nS

1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS

(Vcc = 5.0V, Vss = 0V, TA = -55°C to +125°C)

Parameter	Symbol	-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle										
Write Cycle Time	t <sub>WC</sub>	70		85		100		120		nS
Chip Select to End of Write	t <sub>CW</sub>	60		75		80		100		nS
Address Valid to End of Write	t <sub>AW</sub>	60		75		80		100		nS
Data Valid to End of Write	t <sub>DW</sub>	30		30		40		40		nS
Write Pulse Width	t <sub>WP</sub>	50		50		60		60		nS
Address Setup Time	t <sub>AS</sub>	0		0		0		0		nS
Address Hold Time	t <sub>AH</sub>	5		5		5		5		nS
Output Active from End of Write	t <sub>OW'</sub>	5		5		5		5		nS
Write Enable to Output in High Z	t <sub>WHZ'</sub>		25		25		35		35	nS
Data Hold from Write Time	t <sub>DH</sub>	0		0		0		0		nS

1. This parameter is guaranteed by design but not tested.

3 SRAM MONOLITHICS



FIG. 3  
TIMING WAVEFORM - READ CYCLE






FIG. 4  
WRITE CYCLE -  $\overline{WE}$  CONTROLLED



WRITE CYCLE 1,  $\overline{WE}$  CONTROLLED ( $\overline{OE} = V_{IH}$ )

FIG. 5  
WRITE CYCLE -  $\overline{CS}$  CONTROLLED



WRITE CYCLE 2,  $\overline{CS}$  CONTROLLED ( $\overline{OE} = V_{IH}$ )



ORDERING INFORMATION

W M S 512K 8 - XXX X X

DEVICE GRADE:

- Q = MIL-STD-883 Compliant
- M = Military Screened -55°C to +125°C
- I = Industrial -40°C to +85°C
- C = Commercial 0°C to +70°C

PACKAGE:

- DJ = Ceramic SOJ (Package 100)
- F = Ceramic Flat Pack (Package 200)
- C = Ceramic .600" DIP (Package 300)

ACCESS TIME in nS

ORGANIZATION, 512K x 8

SRAM

MONOLITHIC

WHITE MICROELECTRONICS

DEVICE TYPE	SPEED	PACKAGE	SMD NO.
512K x 8 SRAM Monolithic	120nS	36 pin flat pack	5962-95613 01HXX*
512K x 8 SRAM Monolithic	100nS	36 pin flat pack	5962-95613 02HXX*
512K x 8 SRAM Monolithic	85nS	36 pin flat pack	5962-95613 03HXX*
512K x 8 SRAM Monolithic	70nS	36 pin flat pack	5962-95613 04HXX*
512K x 8 SRAM Monolithic	120nS	32 pin DIP	5962-95613 01HYX*
512K x 8 SRAM Monolithic	100nS	32 pin DIP	5962-95613 02HYX*
512K x 8 SRAM Monolithic	85nS	32 pin DIP	5962-95613 03HYX*
512K x 8 SRAM Monolithic	70nS	32 pin DIP	5962-95613 04HYX*
512K x 8 SRAM Monolithic	120nS	36 pin CSOJ	5962-95613 01HZX*
512K x 8 SRAM Monolithic	100nS	36 pin CSOJ	5962-95613 02HZX*
512K x 8 SRAM Monolithic	85nS	36 pin CSOJ	5962-95613 03HZX*
512K x 8 SRAM Monolithic	70nS	36 pin CSOJ	5962-95613 04HZX*

\* Pending