## 87C654/87C654-16



#### **FEATURES**

- 80C51 central processing unit
- 16k x 8 EPROM expandable externally to 64k bytes
- 256 x 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- I<sup>2</sup>C-bus seriał I/O port with byte oriented master and slave functions
- Full-duplex UART facilities
- Power control modes
  - Idle mode
  - Power-down mode
- OTP package available

#### DESCRIPTION

The 87C654/-16 single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 87C654/-16 has the same instruction set as the 80C51.

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 87C654/-16 contains a 16k × 8 EPROM, a volatile 256 × 8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an I<sup>2</sup>C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 87C654/-16 can be expanded using standard TTL compatible memories and logic.


The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 12MHz crystal, 58% of the instructions are executed in 1 $\mu s$  and 40% in 2 $\mu s$ . Multiply and divide instructions require 4 $\mu s$ .

ORDERING INFORMATION

ORDERING INFORMATION								
DESCRIPTION	ORDER CODE	PKG DESIGNATOR*						
40-Pin Ceramic Dual In-line Package (DIP) with Quartz Window	87C654/BQA 87C654-16/BQA	GDIP1-T40						
40-Pin Ceramic Dual In-line Package without Quartz Window	87C654/BQA OT <sup>1</sup> 87C654-16/BQA OT <sup>1</sup>	GDIP1-T40						
Ceramic Quad Flat Pack with J-Bend leads and quartz window	87C654/BMA 87C654-16/BMA	GQCC1-J44						
Ceramic Quad Flat Pack with J-Bend leads and without quartz window	87C654/BMAOT <sup>1</sup> 87C654-16/BMA OT <sup>1</sup>	GQCC1-J44						

<sup>\*</sup> MIL-STD 1835 or Appendix A of 1995 Military Data Handbook


## PIN CONFIGURATION




August 18, 1992 142 853-1565 07476

## 87C654/87C654-16


#### **QFP PIN FUNCTIONS**



## LOGIC SYMBOL



## **BLOCK DIAGRAM**



0084952 210 7110826

August 18, 1992

# 87C654/87C654-16

## PIN DESCRIPTION

MNEMONIC	PIN NO		TYPE	NAME AND FUNCTION			
MINEMONIC	DIP	QFP		TABLE ARD I STOTION			
V <sub>SS</sub>	20	22	1	Ground: 0V reference.			
vss V <sub>CC</sub>	40	44	i	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.			
	i	i		Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float			
P0.0-0.7	39-32	43-46	1/0	and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the 87C654. External pull-ups are required during program verification.			
P1.0-P1.7	1-8	2-9	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include:			
P1.6 P1.7	7 8	8	1/O 1/O	SCL: I <sup>2</sup> C-bus serial port clock line. SDA: I <sup>2</sup> C-bus serial port data line.			
P2.0-P2.7	21-28	24-31	1/0	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>II</sub> ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.			
P3.0-P3.7	10-17	11, 13-19	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the 80C51 family, as listed below:			
	10	111	1	RxD (P3.0): Serial input port			
	11	13	0	TxD (P3.1): Serial output port			
	12	14	1	INTO (P3.2): External interrupt			
	13	15	ļ!	INT1 (P3.3): External interrupt			
	14	16	<u>                                     </u>	T0 (P3.4): Timer 0 external input			
	15	17	0	T1 (P3.5): Timer 1 external input			
	16 17	18 19	0	WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe			
			1	1 ` '			
RST	9	10	ļ	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on reset using only an external capacitor to $V_{CC}$ .			
ALE/PROG	30	33	I/O	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.			
PSEN	29	32	0	Program Store Enable: The read strobe to external program memory. When the 87C654 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.			
EA/V <sub>PP</sub>	31	35	[ 	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 3FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH. This pin also receives the 12.75V programming supply voltage (V <sub>PP</sub> ) during EPROM programming.			
XTAL1	19	21	t	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.			
XTAL2	18	20	0	Crystal 2: Output from the inverting oscillator amplifier.			

NOTE: To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V<sub>CC</sub> + 0.5V or V<sub>SS</sub> - 0.5V, respectively.

7110826 0084953 157 📟

87C654/87C654-16

## **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

#### Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on  $V_{\rm CC}$  and RST must come up at the same time for a proper start-up.

#### **Idle Mode**

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

### Power-Down Mode

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode, the control bits for the reduced power modes are in the special function register PCON Table 1 shows the state of the I/O ports during low current operating modes.

Table 1. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

## Serial Control Register (S1CON) - See Table 2

S1CON (DBH)	CR2	ENS1	STA	STO	SI	AA	CR1	CRO

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 2. Serial Clock Rates

CR2 <sup>2</sup>	CR1	CRO	BIT FRE	QUENCY (kHz)	AT fosc	fosc DIVIDED BY
			6MHz	12MHz	16MHz <sup>2</sup>	
0	0	0	23	47	62.5	256 <sup>2</sup>
0	0	1	27	54	71	2242
0	1	0	31 25	62 5	83.3	1922
0	1	1	37	75	100	160 <sup>2</sup>
1	0	0	6.25	12.5	17	960
1	0	1	50	100	133 <sup>3</sup>	120
1	1	0	100	200 <sup>3</sup>	267 <sup>3</sup>	60
1	1	1	0.25 < 31.25	0.5 < 62.5	0.67 < 83.3	96 × (256 - (reload value Timer 1)) (Reload value range: 0 - 254 in mode 2)

## 87C654/87C654-16

## ABSOLUTE MAXIMUM RATINGS<sup>4, 5, 6</sup>

SYMBOL	PARAMETER	RATING	UNIT
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
0.0	Voltage on EA/V <sub>PP</sub> to V <sub>SS</sub> (87C654 only)	-0.5 to + 13	٧
	Voltage on any other pin to V <sub>SS</sub>	-0.5 to + 6.5	V
	Input, output current on any single pin	±5	mA
	Input, output current on any two pins	±10	mA
	Power dissipation (based on package heat transfer limitations, not device power consumption)	1	w

# DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = -55$ °C to +125°C,  $V_{CC} = 5V \pm 10$ %,  $V_{SS} = 0V$ 

SYMBOL	PARAMETER	TEST		UNIT		
	•	CONDITIONS	MIN	TYP <sup>7</sup>	MAX	
V <sub>CC</sub>	Supply voltage		4.5	4.5	5.5	V
-	Power supply current:					
lcc	Active mode @ 16MHz	See note 11		11.5	39	mA
00	Idle mode @ 16MHz		<u> </u>	1.3	7	mA
	Active mode @ 12MHz		1		35	mA
	Idle mode @ 12MHz			l	6	mA
	Power down mode			3.0	200	μΑ
nputs						
V <sub>IL</sub>	Input low voltage, except EA, P1.6/SCL, P1.7/SDA		-0.5		0.2V <sub>CC</sub> -0.25	٧
V <sub>IL1</sub>	Input low voltage to EA		-0.5		0.2V <sub>CC</sub> -0.45	٧
V <sub>IL2</sub>	Input low voltage to P1.6/SCL, P1.7/SDA <sup>12</sup>		-0.5		0.3V <sub>CC</sub>	٧
V <sub>IH</sub>	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA		0.2V <sub>CC</sub> +1.1		V <sub>CC</sub> +0.5	V
V <sub>IH1</sub>	Input high voltage, XTAL1, RST		0.7V <sub>CC</sub> +0.2		V <sub>CC</sub> +0.5	V
V <sub>IH2</sub>	Input high voltage, P1.6/SCL, P1.7/SDA <sup>12</sup>		0.7V <sub>CC</sub>		6.0	V
-I <sub>IL</sub>	Logical 0 input current, ports 1, 2, 3 except P1.6/SCL, P1.7/SDA	V <sub>IN</sub> = 0.45V			-75	μА
-l <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	See note 10			-750	μА
I <sub>IL1</sub>	Input leakage current, port 0, EA	0.45V <v<sub>I<v<sub>CC</v<sub></v<sub>	-10		10	μΑ
l <sub>IL2</sub>	Input leakage current, P1.6/SCL, P1.7/SDA	0V <v<sub>I&lt;6V 0V<v<sub>CC&lt;5.5V</v<sub></v<sub>	-10		10	μА
Outputs						
V <sub>OL</sub> 8	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	$V_{CC} = 4.5V; I_{OL} = 100\mu A$ $I_{OL} = 1.6mA$ $I_{OL} = 3.5mA$	"		0.3 0.45 1.0	>>>
V <sub>OL1</sub> 8	Output low voltage, port 0, ALE, PSEN	V <sub>CC</sub> = 4.5V; I <sub>OL</sub> = 200μA I <sub>OL</sub> = 3.2mA I <sub>OL</sub> = 7.0mA			0.3 0.45 1.0	>>>
V <sub>OL2</sub> 8	Output low voltage, P1.6/SCL, P1.7/SDA	I <sub>OL</sub> = 3.0mA			0.4	V
	Output high voltage, ports 1, 2, 3	$V_{CC} = 4.5V$ ; $I_{OH} = -10\mu A$	V <sub>CC</sub> -0.3			ν
VoH	(except P1.6 and P1.7)	$I_{OH} = -30\mu A$	V <sub>CC</sub> -0.7		1	V
***		I <sub>OH</sub> = -60μA	V <sub>CC</sub> -1.5			>
	Output high voltage (port 0 in external bus	$V_{CC} = 4.5V$ ; $I_{OH} = -200\mu A$	V <sub>CC</sub> -0.3			٧
V <sub>OH1</sub>	mode, ALE, PSEN)9	I <sub>OH</sub> = -3.2mA	V <sub>CC</sub> -0.7		1	V
		$I_{OH} = -7.0 \text{mA}$	V <sub>CC</sub> -1.5	<u> </u>	l	٧
R <sub>RST</sub>	Internal reset pulldown resistor		50		225	kΩ
Cin	Pin capacitance <sup>16</sup>	Test freq = 1MHz, T <sub>amb</sub> = 25°C			10	pF

7110826 0084955 T2T 📰

87C654/87C654-16

## AC ELECTRICAL CHARACTERISTICS<sup>17</sup>

 $T_{amb} = -55$ °C to +125°C,  $V_{CC} = 5V \pm 10$ %,  $V_{SS} = 0V^{13}$ , 14

SYMBOL	FIGURE	PARAMETER	12MHz	CLOCK	VARIABL	UNIT	
			MIN	MAX	MIN	MAX	1
1/t <sub>CLCL</sub>	1	Oscillator frequency			3.5	16	MHz
t <sub>LHLL</sub>	1	ALE pulse width	112		2t <sub>CLCL</sub> -55		ns
† <sub>AVLL</sub>	1	Address valid to ALE low	43		t <sub>CLCL</sub> -40	T	ns
†LLAX	1	Address hold after ALE low	33		t <sub>CLCL</sub> -50		ns
t <sub>LLIV</sub>	1	ALE low to valid instruction in		218		4t <sub>CLCL</sub> -115	ns
t <sub>LLPL</sub>	1	ALE low to PSEN low	28		t <sub>CLCL</sub> -55	0100	ns
t <sub>PLPH</sub>	1	PSEN pulse width	190		3t <sub>CLCL</sub> -50		ns
t <sub>PLIV</sub>	1	PSEN low to valid instruction in		130		3t <sub>CLCL</sub> -120	ns
t <sub>PXIX</sub>	1	Input instruction hold after PSEN	0		0	- OLOC	ns
t <sub>PXIZ</sub>	1	Input instruction float after PSEN		58		t <sub>CLCL</sub> -25	ns
t <sub>AVIV</sub>	1	Address to valid instruction in		277		5t <sub>CLCL</sub> -140	ns
t <sub>PLAZ</sub>	1	PSEN low to address float		20		20	ns
Data Memory							
t <sub>RLRH</sub>	2,3	RD pulse width	400		6t <sub>CLCL</sub> -100		ns
twwH	2, 3	WR pulse width	400		6t <sub>CLCL</sub> -100		ns
t <sub>RLDV</sub>	2,3	RD low to valid data in		242	- OLOL 100	5t <sub>CLCL</sub> -175	ns
t <sub>RHDX</sub>	2, 3	Data hold after RD	0	l	0	- CLCL	ns
t <sub>RHDZ</sub>	2, 3	Data float after RD		82		2t <sub>CLCL</sub> -85	ns
t <sub>LLDV</sub>	2, 3	ALE low to valid data in		497		8t <sub>CLCL</sub> -170	ns
t <sub>AVDV</sub>	2, 3	Address to valid data in	_	565		9t <sub>CLCL</sub> -185	ns
tLLWL	2, 3	ALE low to RD or WR low	200	300	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns
t <sub>AVWL</sub>	2, 3	Address valid to WR low or RD low	203		4t <sub>CLCL</sub> -130	O.C.L.C.L.OO	ns
t <sub>avwx</sub>	2, 3	Data valid to WR transition	33		t <sub>CLCL</sub> -50		ns
twnqx	2,3	Data hold after WR	33		t <sub>CLCL</sub> -50		ns
t <sub>QVWH</sub>	2, 3	Data valid to WR high	433		7t <sub>CLCL</sub> -150		ns
t <sub>RLAZ</sub>	2, 3	RD low to address float		0	- CECE . TO	0	ns
twhLH	2, 3	RD or WR high to ALE high	43	123	t <sub>CLCL</sub> -40	t <sub>CLCL</sub> +40	ns
External Cloc	k				CECE 15	4CLCL140	-113
tchcx	4	High time <sup>16</sup>	20		20	Г — I	ns
tclcx	4	Low time <sup>16</sup>	20		20		ns
tclch	4	Rise time <sup>16</sup>	_	20		20	ns
t <sub>CHCL</sub>	4	Fall time <sup>16</sup>		20		20	ns
Shift Register	15						
XLXL	5	Serial port clock cycle time <sup>16</sup>	1.0		12t <sub>CLCL</sub>		μs
tovxH	5	Output data setup to clock rising edge <sup>16</sup>	700		10t <sub>CLCL</sub> -133		ns
хнох	5	Output data hold after clock rising edge <sup>16</sup>	50		2t <sub>CLCL</sub> -117		
t <sub>XHDX</sub>	5	Input data hold after clock rising edge <sup>16</sup>	0		0 0		ns
XHDV	5	Clock rising edge to input data valid <sup>16</sup>	<del></del> _	700	· ·		ns

7110826 0084956 966 🚥

### NOTES:

- Erase characteristics do not apply for one time programming (OT).
- The CR2 control bit is only implemented on the 16MHz version.
- These frequencies exceed the upper limit of 100kHz of the I<sup>2</sup>C-bus specification and cannot be used in an I<sup>2</sup>C-bus application.
- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to Vss unless otherwise noted.
- Typical ratings are based on a limited number of samples taken from early manufacturing lots and are not guaranteed. The values listed are at room temperature, 5V
- 8. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify
- ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.

  Capacitive loading on ports 0 and 2 may cause the V<sub>OH</sub> on ALE and PSEN to momentarily fall below the 0.9V<sub>CC</sub> specification when the address bits are stabilizing.
- 10. Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.
- 11. See Figures 8 through 11 for I<sub>CC</sub> test conditions.
  12. The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I<sup>2</sup>C specification, so an input voltage below 1.5V will be recognized as a logic 0 while an input voltage above 3.0V will be recognized as a logic 1.
- 13. Parameters are valid over operating temperature range unless otherwise specified.
- 14. Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
- 15. The shift register has been characterized for the 87C654 only.
- 16. These values are characterized but not 100% production tested.
- AC parameters at the maximum rated frequency.

## **AC SYMBOL DESIGNATIONS**

Each timing symbol has five characters. The first character is always T (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

- A Address
- C Clock
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- L Logic level low, or ALE
- P PSEN
- Q Output data

R - RD signal

t - Time

V - Valid W - WR signal


X - No longer a valid logic level

Z - Float

Examples:


t<sub>AVLL</sub> = Time for address valid to ALE low.


tiller = Time for ALE low to PSEN low.



August 18, 1992

87C654/87C654-16








7110826 0084958 739


August 18, 1992

# 87C654/87C654-16













# **■** 7110826 0084959 675 **■**

# 87C654/87C654-16









7110826 0084960 397 📼

## 87C654/87C654-16

## **EPROM CHARACTERISTICS**

The 87C654/-16 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V<sub>PP</sub> (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C654 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C654 manufactured by Philips Components.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 12 and 13. Figure 14 shows the circuit configuration for normal program memory verification.

## **Quick-Pulse Programming**

The setup for microcontroller quick-pulse programming is shown in Figure 12. Note that the 87C654 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 12. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 3 are held at the 'Program Code Data' levels indicated in Table 3. The ALE/PROG is pulsed low 25 times as shown in Figure 13.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25 pulse programming sequence using the 'Pgm Lock Bit' levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the EA/V<sub>PP</sub> pin must not be allowed to go above the maximum specified V<sub>PP</sub> level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V<sub>PP</sub> source should be well regulated and free of glitches and overshoot.

#### Program Verification

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 14. The other pins are held at the 'Verify Code Data' levels indicated in Table, 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

## Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = 99H indicates 87C654

## **Program/Verify Algorithms**

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

#### **Erasure Characteristics**

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345-5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient. Erasure leaves the array in an all 1s state.

Table 3. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V <sub>PP</sub>	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V <sub>PP</sub>	1	0	1	0
Pgm lock bit 1	1	0	0*	V <sub>PP</sub>	1	1	1	1
Pgm lock bit 2	1	0	0*	$V_{PP}$	1	1	0	0

NOTES:

'0' = Valid low for that pin, '1' = valid high for that pin.

 $V_{PP} = 12.75V \pm 0.25V$ 

V<sub>CC</sub> = 5V±10% during programming and verification.

ALE/PROG receives 25 programming pulses while V<sub>PP</sub> is held at 12.75V. Each programming pulse is low for 100µs (±10µs) and high for a minimum of 10µs.


August 18, 1992


152


**==** 7110826 0084961 223 **==** 

<sup>™</sup>Trademark phrase of Intel Corporation.

# 87C654/87C654-16








August 18, 1992

## **EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS**

T<sub>amb</sub> = 21°C to +27°C, V<sub>CC</sub> = 5V±10%, V<sub>SS</sub> = 0V (See Figure 15)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>PP</sub>	Programming supply voltage	12.5	13.0	٧
Ірр	Programming supply current		50	mA
1/t <sub>CLCL</sub>	Oscillator frequency	4	6	MHz
tavgl	Address setup to PROG low	48t <sub>CLCL</sub>		
GHAX	Address hold after PROG	48t <sub>CLCL</sub>		
t <sub>DVGL</sub>	Data setup to PROG low	48t <sub>CLCL</sub>		
tGHDX	Data hold after PROG	48t <sub>CLCL</sub>		
t <sub>EHSH</sub>	P2.7 (ENABLE) high to V <sub>PP</sub>	48t <sub>CLCL</sub>		
t <sub>SHGL</sub>	V <sub>PP</sub> setup to PROG low	10		μs
t <sub>GHSL</sub>	V <sub>PP</sub> hold after PROG	10		μs
t <sub>GLGH</sub>	PROG width	90	110	μs
tavqv	Address to data valid		48t <sub>CLCL</sub>	
t <sub>ELQZ</sub>	ENABLE low to data valid		48t <sub>CLCL</sub>	
t <sub>EHQZ</sub>	Data float after ENABLE	0	48t <sub>CLCL</sub>	
tGHGL	PROG high to PROG low	10		μs





Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

August 18, 1992

154

**■ 7110826 0084963 076** ■