
- Organization . . . 131072 by 8 Bits
- Pin Compatible With Existing 1-Megabit EPROMs
- V_{CC} Tolerance ±10%
- All Inputs/Outputs TTL Compatible
- Maximum Access/Minimum Cycle Time '28F010B-90 90 ns

'28F010B-10 100 ns '28F010B-12 120 ns '28F010B-15 150 ns

- Industry-Standard Programming Algorithm
- PEP4 Version Available With 168-Hour Burn-In, and Choice of Operating Temperature Ranges
- 100000 and 10000 Program/Erase-Cycle Versions Available
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (V_{CC} = 5.5 V)
 - -Active Write . . . 55 mW
 - -Active Read . . . 165 mW
 - -Electrical Erase . . . 82.5 mW
 - -Standby . . . 0.55 mW (CMOS-Input Levels)
- Automotive Temperature Range

 − 40°C to 125°C



PIN NO	PIN NOMENCLATURE								
A0-A16 DQ0-DQ7 E G NC VCC VPP VSS W	Address Inputs Inputs (programming)/Outputs Chip Enable Output Enable No Internal Connection 5-V Power Supply 12-V Power Supply† Ground Write Enable								

†Only in Program Mode

description

The TMS28F010B is a 131072 by 8 bit (1048576-bit), programmable read-only memory that can be electrically bulk-erased and reprogrammed. It is available in 100000 and 10000 program/erase-endurance-cycle versions.

The TMS28F010B Flash Memory is offered in a 32-lead plastic leaded chip-carrier package (shown above) using 1,25-mm (50-mil) lead spacing (FM suffix), a 32-lead thin small-outline package (DD suffix), and a reverse pinout TSOP package (DU suffix)both shown on the following page.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1997, Texas Instruments Incorporated

DD PACKAGE (TOP VIEW) A11 0 32]**ਫ** Α9 2 31] A10 3 30 ٦Ē Α8 A13 29 DQ7 A14 [28 DQ6 NC 6 27 DQ5 $\overline{\mathsf{w}}$ DQ4 26 8 25 DQ3 Vcc [24 V_{PP} 9] v_{ss} A16 23 DQ2 10 A15 11 22 DQ1 21 DQ0 A12 [12 Α7 13 20] A0 19] A1 Α6 14 Α5 15 18 □ A2 17 Α4 16] A3


DU PACKAGE REVERSE PINOUT (TOP VIEW)



device symbol nomenclature




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FM package.



functional block diagram



operation

Modes of operation are shown in Table 1.

Table 1. Operation Modes

					Fl	JNCTION [†]		
	MODE	V _{PP} ‡ (1)	Ē (22)	G (24)	A0 (12)	A9 (26)	₩ (31)	DQ0-DQ7 (13-15, 17-21)
	Read	V _{PPL}	V_{IL}	V_{IL}	Х	Х	v_{IH}	Data Out
	Output Disable	V _{PPL}	V _{IL}	VIH	Х	Х	v_{IH}	Hi-Z
Read	Standby and Write Inhibit	V_{PPL}	v_{IH}	Х	Х	Х	Х	Hi-Z
	Almanidhan Calaadian Mada	V	V _{IL}	V	V _{IL}	V		Mfr Equivalent Code 89h
	Algorithm-Selection Mode	V _{PPL}		V _{IL}	V _{IH}	V _{ID}	v_{IH}	Device Equivalent Code B4h
	Read	V _{PPH}	V _{IL}	V _{IL}	Х	Х	V_{IH}	Data Out
Read/	Output Disable	V _{PPH}	V_{IL}	V _{IH}	Х	Х	v_{IH}	Hi-Z
Write	Standby and Write Inhibit	V _{PPH}	V _{IH}	Х	Х	Х	Х	Hi-Z
	Write	V _{PPH}	V_{IL}	V _{IH}	Х	Х	V_{IL}	Data In

TX can be VIL or VIH.

read/output disable

When the outputs of two or more TMS28F010Bs are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F010B, a low-level signal is applied to the \overline{E} and \overline{G} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

standby and write inhibit

Active I_{CC} current can be reduced from 30 mA to 1 mA by applying a high TTL level on \overline{E} or to 100 μ A with a high CMOS level on \overline{E} . In this mode, all outputs are in the high-impedance state. The TMS28F010B draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

algorithm-selection mode

The algorithm-selection mode provides access to a binary code identifying the correct programming and erase algorithms. This mode is activated when A9 (pin 26) is forced to V_{ID} . Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer equivalent code 89h, and A0 high selects the device equivalent code B4h, as shown in Table 2.

Table 2. Algorithm-Selection Modes

IDENTIFIER§	PINS										
	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX	
Manufacturer Equivalent Code	V _{IL}	1	0	0	0	1	0	0	1	89	
Device Equivalent Code	v_{IH}	1	0	1	1	0	1	0	0	B4	

 $^{\$ \}overline{E} = \overline{G} = V_{IL}, A1 - A8 = V_{IL}, A9 = V_{ID}, A10 - A16 = V_{IL}, V_{PP} = V_{PPL}.$

programming and erasure

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterwards, the entire chip is erased. At this point, the bits, now logic 1s, can be programmed accordingly. Refer to the Fastwrite and Fasterase algorithms for further detail.



 $^{^{\}ddagger}$ VppL \leq VCC + 2 V; VppH is the programming voltage specified for the device. For more details, refer to the recommended operating conditions.

command register

The command register controls the program and erase functions of the TMS28F010B. The algorithm-selection mode can be activated using the command register in addition to the previously described method. When V_{PP} is high, the contents of the command register and the function being performed can be changed. The command register is written to when \overline{E} is low and \overline{W} is pulsed low. The address is latched on the leading edge of the pulse, while the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation. The command register is inhibited when V_{CC} is below the erase/write lockout voltage, V_{LKO} .

power supply considerations

Each device should have a 0.1- μ F ceramic capacitor connected between V_{CC} and V_{SS} to suppress circuit noise. Changes in current drain on V_{PP} require it to have a bypass capacitor as well. Printed-circuit traces for both power supplies should be appropriate to handle the current demand.

command definitions

See Table 3 for command definitions.

Table 3. Command Definitions

COMMAND	REQUIRED	FIRS		SECOND BUS CYCLE						
COMMAND	BUS CYCLES	OPERATION†	ADDRESS	OPERATIONT	ADDRESS	DATA				
Read	1	Write	×	00h	Read	RA	RD			
Algorithm-Selection Mode	3	Write	х	90h	Read	0000 0001	89h B4h			
Set-Up-Erase/Erase	2	Write	Х	20h	Write	Х	20h			
Erase Verify	2	Write	EA	A0h	Read	Х	EVD			
Set-Up-Program/Program	2	Write	Х	40h	Write	PA	PD			
Program Verify	2	Write	Х	C0h	Read	Х	PVD			
Reset	2	Write	Х	FFh	Write	Х	FFh			

[†] Modes of operation are defined in Table 1.

Legend:

EA Address of memory location to be read during erase verify

RA Address of memory location to be read

PA Address of memory location to be programmed. Address is latched on the falling edge of \overline{W}

RD Data read from location RA during the read operation

EVD Data read from location EA during erase verify

PD Data to be programmed at location PA. Data is latched on the rising edge of W

PVD Data read from location PA during program verify

read command

Memory contents can be accessed while V_{PP} is high or low. When V_{PP} is high, writing 00h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 00h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.

algorithm-selection mode command

The algorithm-selection mode is activated by writing 90h into the command register. The manufacturer-equivalent code (89h) is identified by the value read from address location 0000h, and the device-equivalent code (B4h) is identified by the value read from address location 0001h.



command definitions (continued)

set-up-erase/erase commands

The erase-algorithm initiates with $\overline{E} = V_{IL}$, $\overline{W} = V_{IL}$, $\overline{G} = V_{IH}$, $V_{PP} = V_{PPH}$, and $V_{CC} = 5$ V. To enter the erase mode, write the set-up-erase command, 20h, into the command register. After the TMS28F010B is in the erase mode, writing a second erase command, 20h, into the command register invokes the erase operation. The erase operation begins on the rising edge of \overline{W} and ends on the rising edge of the next \overline{W} . The erase operation requires at least 9.5 ms to complete before the erase-verify command, A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a command is received.

program-verify command

The TMS28F010B can be programmed sequentially or randomly because it is programmed one byte at a time. Each byte must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed byte. To invoke the program-verify operation, C0h must be written into the command register. The program-verify operation ends on the rising edge of \overline{W} .

While verifying a byte, the TMS28F010B applies an internal margin voltage to the designated byte. If the true data and programmed data match, programming continues to the next designated byte location; otherwise, the byte must be reprogrammed. Figure 1 shows how commands and bus operations are combined for byte programming.

erase-verify command

All bytes must be verified following an erase operation. After the erase operation is complete, an erased byte can be verified by writing the erase-verify command, A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of \overline{W} . The address of the byte to be verified is latched on the falling edge of \overline{W} . The erase-verify operation remains enabled until a command is written to the command register.

To determine whether or not all the bytes have been erased, the TMS28F010B applies a margin voltage to each byte. If FFh is read from the byte, all bits in the designated byte have been erased. The erase-verify operation continues until all of the bytes have been verified. If FFh is not read from a byte, an additional erase operation needs to be executed. Figure 2 shows the combination of commands and bus operations for electrically erasing the TMS28F010B.

set-up-program/program commands

The programming algorithm initiates with $\overline{E} = V_{IL}$, $\overline{W} = V_{IL}$, $\overline{G} = V_{IH}$, $V_{PP} = V_{PPH}$, and $V_{CC} = 5$ V. To enter the programming mode, write the set-up-program command, 40h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of \overline{W} , and data is latched internally on the rising edge of \overline{W} . The programming operation begins on the rising edge of \overline{W} and ends on the rising edge of the next \overline{W} pulse. The program operation requires 10 μ s for completion before the program-verify command, C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a command is received.

reset command

To reset the TMS28F010B after set-up-erase command or set-up-program command operations without changing the contents in memory, write FFh into the command register two consecutive times. After executing the reset command, the device defaults to the read mode.



Fastwrite algorithm

The TMS28F010B is programmed using the Texas Instruments Fastwrite algorithm shown in Figure 1. This algorithm programs in a nominal time of two seconds.

Fasterase algorithm


The TMS28F010B is erased using the Texas Instruments Fasterase algorithm shown in Figure 2. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in one second.

parallel erasure

To reduce total erase time, several devices can be erased in parallel. Since each Flash Memory can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again. All devices that complete erasure should be masked until the parallel erasure process is finished (see Figure 3).

Examples of how to mask a device during parallel erase include driving the \overline{E} pin high, writing the read command (00h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.






NOTES: A. Refer to the recommended operating conditions for the value of VPPH.

B. Refer to the recommended operating conditions for the value of VppI.

Figure 1. Programming Flowchart: Fastwrite Algorithm






NOTES: A. Refer to the recommended operating conditions for the value of VppH.

Figure 2. Flash-Erase Flowchart: Fasterase Algorithm



B. Refer to the recommended operating conditions for the value of VPPL.



† n = number of devices being erased.

Figure 3. Parallel-Erase Flow Diagram



absolute maximum ratings over operating free-air temperature range (unless	otherwise noted)†
Supply voltage range, V _{CC} (see Note 1)	0.6 V to 7 V
Supply voltage range, VPP	\dots $-0.6\ V$ to 14 V
Input voltage range (see Note 2): All inputs except A9	. -0.6 V to $V_{CC} + 1$ V
A9	0.6 V to 13.5 V
Output voltage range (see Note 3)	. -0.6 V to V_{CC} + 1 V
Operating free-air temperature range during read/erase/program, TA	
L	0°C to 70°C
E	
Q	– 40° C to 125°C
Storage temperature range, T _{sta}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to V_{SS}.

- 2. The voltage on any input pin can undershoot to −2 V for periods less than 20 ns.
- 3. The voltage on any output pin can overshoot to 7 V for periods less than 20 ns.

recommended operating conditions

				MIN	TYP	MAX	UNIT
VCC	Supply voltage	During write/read/flash erase		4.5	5	5.5	٧
\	Supply valtage	During read only (VppL)	0		V _{CC} + 2	٧	
VPP	Supply voltage	During write/read/flash erase (VppH)	11.4	12	12.6	٧	
V	High-level dc input volta	ΠL	2		V _{CC} +0.5	>	
VIH	riigii-level ac iliput volta	19e	CMOS	V _{CC} – 0.5		V _{CC} +0.5	V
V	Low-level dc input volta		ΠL	-0.5		0.8	>
VIL	Low-level ac input volta	CMOS	GND - 0.2		GND+0.2	٧	
V_{ID}	V _{ID} Voltage level on A9 for algorithm-selection mode					13	٧

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CONDITIONS	MIN MAX	UNIT
V	Lliab laval autout valtana		I _{OH} = - 2.5 mA	2.4	V
VOH	High-level output voltage		I _{OH} = – 100 μA	V _{CC} - 0.4	7 °
V	Law level autout valtage		I _{OL} = 5.8 mA	0.45	V
VOL	Low-level output voltage		I _{OL} = 100 μA	0.1	7 °
lD	A9 algorithm-selection-mode current		A9 = V _{ID} max	200	μА
1.	land the common than the commo	All except A9	V _I = 0 V to 5.5 V	±1	
Ч	Input current (leakage)	A9	V _I = 0 V to 13 V	± 200	μΑ
Ю	Output current (leakage)		$V_O = 0 V \text{ to } V_{CC}$	±10	μА
l	Vpp supply current (read/standby)		Vpp = VppH, Read mod	de 200	μΑ
lPP1	vpp supply current (read/standby)		Vpp = VppL	±10	μА
IPP2	Vpp supply current (during program pulse)		Vpp = VppH	30	mA
IPP3	Vpp supply current (during flash erase)		Vpp = VppH	30	mA
I _{PP4}	Vpp supply current (during program/erase-verify) (see Note 4)		Vpp = VppH	5.0	mA
,	V	TTL-input level	$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{IH}$	1	mA
lccs	V _{CC} supply current (standby)	CMOS-input level	$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{CC}$	100	μА
lCC1	V _{CC} supply current (active read)		$V_{CC} = 5.5 \text{ V}$ $\overline{E} = V_{IL}$, $f = 6 \text{ MHz}$, $I_{OUT} = 0$	mA 30	mA
I _{CC2}	V _{CC} average supply current (active w	rite) (see Note 4)	$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{IL},$ Programming in progress	10	mA
lCC3	V _{CC} average supply current (flash erase) (see Note 4)		$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{IL},$ Erasure in progress	15	mA
I _{CC4}	V _{CC} average supply current (program (see Note 4)	n/erase-verify)	$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{IL},$ $V_{PP} = V_{PPH},$ $P_{CS} = V_{CS} = V_{CS} = V_{CS}$ $P_{CS} = V_{CS} = V_{CS}$	ress 15	mA
v_{LKO}	V _{CC} erase/write-lockout voltage		Vpp = VppH	2.5	V

NOTE 4: Characterization data available.

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Ci	Input capacitance	$V_I = 0 V$, $f = 1 MHz$	6	pF
Со	Output capacitance	$V_O = 0 V$, $f = 1 MHz$	12	pF

[†] Capacitance measurements are made on sample basis only.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	ARAMETER	TEST	ALTERNATE	'28F01	0B-90	'28F01	0B-10	'28F01	0B-12	'28F01	0B-15	UNIT
P.	ARAMEIER	CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(A)	Access time from address, A0-A16		[†] AVQV		90		100		120		150	ns
ta(E)	Access time from chip enable, \overline{E}		^t ELQV		90		100		120		150	ns
t _{en(G)}	Access time from output enable, G		^t GLQV		35		45		50		55	ns
t _{c(R)}	Cycle time, read		^t AVAV	90		100		120		150		ns
^t d(E)	Delay time, E low to low-Z output	C _L = 100 pF,	^t ELQX	0		0		0		0		ns
^t d(G)	Delay time, G low to low-Z output	1 Series 74 TTL load, Input t _r ≤ 20 ns,	[†] GLQX	0		0		0		0		ns
tdis(E)	Chip disable time to Hi-Z output	Input t _f ≤ 20 ns	[†] EHQZ	0	45	0	55	0	55	0	55	ns
^t dis(G)	Output disable time to Hi-Z output		^t GHQZ	0	30	0	30	0	30	0	35	ns
^t h(D)	Hold time, data valid from address, E or G†		[†] AXQX	0		0		0		0		ns
t _{rec(W)}	Write recovery time before read		tWHGL	6		6		6		6		μs

[†]Whichever occurs first

timing requirements-write/erase/program operations

	PARAMETER	ALTERNATE	'28	F010B-9	90	'28	F010B-1	10	UNIT
	PARAMETER	SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t _{c(W)}	Cycle time, write using $\overline{\overline{W}}$	†AVAV	90			100			ns
t _{c(W)PR}	Cycle time, programming operation	tWHWH1	10			10			μs
^t c(W)ER	Cycle time, erase operation	^t WHWH2	9.5			9.5	10		ms
t _{h(A)}	Hold time, address	tWLAX	40			55			ns
t _{h(E)}	Hold time, E	tWHEH	0			0			ns
th(WHD)	Hold time, data valid after $\overline{\overline{W}}$ high	tWHDX	10			10			ns
t _{su(A)}	Setup time, address	†AVWL	0			0			ns
t _{su(D)}	Setup time, data	^t DVWH	40			50			ns
t _{su(E)}	Setup time, E before W	^t ELWL	15			20			ns
t _{su(VPPEL)}	Setup time, V_{PP} to \overline{E} going low	tVPEL	1			1			μs
^t rec(W)	Recovery time, $\overline{\mathbf{W}}$ before read	tWHGL	6			6			μs
t _{rec(R)}	Recovery time, read before $\overline{\overline{W}}$	^t GHWL	0			0			μs
t _W (W)	Pulse duration, $\overline{\mathbf{W}}$ (see Note 5)	tWLWH	40			60			ns
tw(WH)	Pulse duration, $\overline{\mathbf{W}}$ high	twhwL	20			20			ns
t _{r(VPP)}	Rise time, Vpp	tvppr	1			1	•		μs
t _{f(VPP)}	Fall time, Vpp	tVPPF	1			1			μs

	PARAMETER	ALTERNATE	'28	F010B-1	12	'28	3F010B-1	15	UNIT
	PARAMETER	SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNII
t _{c(W)}	Cycle time, write using $\overline{\overline{W}}$	†AVAV	120			150			ns
tc(W)PR	Cycle time, programming operation	tWHWH1	10			10			μs
t _{c(W)ER}	Cycle time, erase operation	^t WHWH2	9.5	10		9.5	10		ms
^t h(A)	Hold time, address	tWLAX	60			60			ns
th(E)	Hold time, E	tWHEH	0			0			ns
^t h(WHD)	Hold time, data valid after \overline{W} high	twhdx	10			10			ns
t _{su(A)}	Setup time, address	†AVWL	0			0			ns
t _{su(D)}	Setup time, data	^t DVWH	50			50			ns
t _{su(E)}	Setup time, E before W	^t ELWL	20			20			ns
t _{su(VPPEL)}	Setup time, Vpp to E low	tVPEL	1			1			μs
trec(W)	Recovery time, \overline{W} before read	tWHGL	6			6			μs
t _{rec(R)}	Recovery time, read before W	^t GHWL	0			0			μs
t _W (W)	Pulse duration, $\overline{\mathbf{W}}$ (see Note 5)	tWLWH	60			60			ns
t _{w(WH)}	Pulse duration, W high	^t WHWL	20			20			ns
t _{r(VPP)}	Rise time, Vpp	tVPPR	1			1			μs
t _{f(VPP)}	Fall time, Vpp	tVPPF	1	_		1			μs


NOTE 5: Rise/fall time ≤ 10 ns



timing requirements — alternative E-controlled writes

	PARAMETER	ALTERNATE	'28F01	0B-90	'28F01	0B-10	'28F01	0B-12	'28F01	0B-15	UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t c(W)	Cycle time, write using E	[†] AVAV	90		100		120		150		ns
^t c(E)PR	Cycle time, programming operation	[†] EHEH	10		10		10		10		μs
th(EA)	Hold time, address	[†] ELAX	45		75		80		80		ns
th(ED)	Hold time, data	^t EHDX	10		10		10		10		ns
th(W)	Hold time, $\overline{\mathbf{W}}$	^t EHWH	0		0		0		0		ns
t _{su(A)}	Setup time, address	^t AVEL	0		0		0		0		ns
t _{su(D)}	Setup time, data	[†] DVEH	35		50		50		50		ns
t _{su(W)}	Setup time, $\overline{\overline{W}}$ before $\overline{\overline{\overline{E}}}$	tWLEL	0		0		0		0		ns
t _{su(VPPEL)}	Setup time, Vpp to \overline{E} low	^t VPEL	1		1		1		1		μs
^t rec(E)R	Recovery time, write using $\overline{\overline{E}}$ before read	^t EHGL	6		6		6		6		μs
trec(E)W	Recovery time, read before write using \overline{E}	^t GHEL	0		0		0		0		μs
t _{w(E)}	Pulse duration, write using E	[†] ELEH	45		70		70		70		ns
^t w(EH)	Pulse duration, write, E high	[†] EHEL	20		20		20		20		ns


PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

Figure 4. AC Test Output Load Circuit

AC testing input/output waveforms



AC testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1- μ F ceramic capacitor connected between V_{CC} and V_{SS} as close as possible to the device pins.






Figure 5. Read-Cycle Timing




Figure 6. Write-Cycle Timing






Figure 7. Write-Cycle (Alternative E-Controlled Writes) Timing






Figure 8. Flash-Erase-Cycle Timing

