# TMS28F010A 1048576-BIT FLASH

# ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

- Organization . . . 128K × 8-Bit Flash Memory
- Pin Compatible With Existing 1-Megabit EPROMs
- V<sub>CC</sub> Tolerance ±10%
- All inputs/Outputs TTL Compatible
- Maximum Access/Minimum Cycle Time

'28F010A-10 100 ns '28F010A-12 120 ns '28F010A-15 150 ns '28F010A-17 170 ns

- Industry-Standard Programming Algorithm
- PEP4 Version Available With 168-Hour Burn-In and Choice of Operating Temperature Ranges
- Chip Erase Before Reprogramming
- 10 000 and 1 000 Program/Erase-Cycle Versions Available
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active Write . . . 55 mW
  - Active Read . . . 165 mW
  - Electrical Erase . . . 82.5 mW
  - Standby . . . 0.55 mW

(CMOS-Input Levels)

Automotive Temperature Range
 40°C to 125°C


# description

The TMS28F010A is a 1048576-bit, programmable read-only memory that can be electrically bulk-erased and reprogrammed. It is available in 10000 and 1000 program/erase-endurance-cycle versions.


The TMS28F010A Flash EEPROM is offered in a dual in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers, a 32-lead plastic leaded chip-carrier package using 1,25-mm (50-mil) lead spacing (FM suffix), a 32-lead thin small-outline package (DD suffix), and a reverse pinout TSOP package (DU suffix).

The TMS28F010A is characterized for operation in temperature ranges of 0°C to 70°C (NL, FML, DDL, and DUL suffixes), -40°C to 85°C (NE, FME, DDE, and DUE suffixes), and -40°C to 125°C (NQ, FMQ, DDQ, and DUQ suffixes). All package types are offered with 168-hour burn-in (4 suffix).

## N PACKAGE (TOP VIEW)



# FM PACKAGE (TOP VIEW)



OMENCLATURE
Address Inputs
Data In/Data Out
Chip Enable
Output Enable
No Internal Connection
5-V Power Supply
12-V Power Supply
Ground
Write Enable

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1993, Texas Instruments Incorporated

1

POST OFFICE BOX 655303 

DALLAS, TEXAS 75265

POST OFFICE BOX 1443 
HOUSTON, TEXAS 77251-1443






POST OFFICE BOX 655303 

DALLAS, TEXAS 75265
POST OFFICE BOX 1443 

HOUSTON, TEXAS 77251-1443


## device symbol nomenclature





POST OFFICE BOX 655303  $^{\odot}$  DALLAS, TEXAS 75265 POST OFFICE BOX 1443  $^{\odot}$  HOUSTON, TEXAS 77251–1443

# logic symbolt




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the N package.



POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265 POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251-1443

8961725 0086290 356

# functional block diagram





# ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

**Table 1. Operation Modes** 

					F	UNCTION		
	MODE	V <sub>PP</sub> † (1)	E (22)	G (24)	A0 (12)	A9 (26)	(31)	DQ0-DQ7 (13-15, 17-21)
	Read	VPPL	VIL	VIL	Х	Х	VIН	Data Out
	Output Disable	VPPL	V <sub>IL</sub>	VIH	Х	Х	ViH	HI-Z
Read	Standby and Write Inhibit	VPPL	VIH	Х	Х	Х	Х	HI-Z
	Algorithm-Selection Mode	VPPL	VIL	VIL	٧ <sub>IL</sub>	\/	V	Mfr Equivalent Code 89h
	Agoritimi-Selection Mode				VIH	VID	VIH	Device Equivalent Code B4h
	Read	V <sub>PPH</sub>	٧ <sub>IL</sub>	۷ <sub>IL</sub>	Х	Х	ViH	Data Out
Read/	Output Disable	VPPH	٧ <sub>IL</sub>	ViH	Х	Х	٧ <sub>IH</sub>	HI-Z
Write	Standby and Write Inhibit	VPPH	VIH	Х	Х	Х	X	HI-Z
	Write	VPPH	٧ <sub>IL</sub>	٧ <sub>IH</sub>	X	Х	٧ <sub>IL</sub>	Data In

NOTE: X can be VIL or VIH.

## operation

## read/output disable

When the outputs of two or more TMS28F010As are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F010A, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

### standby and write inhibit

Active  $I_{CC}$  current can be reduced from 30 mA to 1 mA by applying a high TTL level on  $\overline{E}$  or to 100  $\mu$ A with a high CMOS level on  $\overline{E}$ . In this mode, all outputs are in the high-impedance state. The TMS28F010A draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

## algorithm-selection mode

The algorithm-selection mode provides access to a binary code identifying the correct programming and erase agorithms. This mode is activated when A9 (pin 26) is forced to  $V_{\rm ID}$ . Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer equivalent code 89h, and A0 high selects the device equivalent code B4h, as shown in the algorithm-selection mode table below:

IDENTIFIER	PINS									
IDEN I IFIER	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Manufacturer Equivalent Code	۷ <sub>IL</sub>	1	0	0	0	1	0	0	1	89
Device Equivalent Code	٧iH	1	0	1	1	0	1	0	0	B4

NOTE:  $\overline{E} = \overline{G} = V_{IL}$ , A1 - A8 = V<sub>IL</sub>, A9 = V<sub>ID</sub>, A10 - A16 = V<sub>IL</sub>, V<sub>PP</sub> = V<sub>PPL</sub>.

### programming and erasure

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterwards, the entire chip is erased. At this point, the bits, now logic 1s, can be programmed accordingly. Refer to the Fastwrite and Fasterase algorithms for further detail.



 $V_{PPL} \leq V_{CC} + 2V$ ;  $V_{PPH}$  is the programming voltage specified for the device. For more details, refer to the recommended operating conditions.

## command register

The command register controls the program and erase functions of the TMS28F010A. The algorithm-selection mode can be activated using the command register in addition to the above method. When Vpp is high, the contents of the command register and the function being performed can be changed. The command register is written to when  $\overline{E}$  is low and  $\overline{W}$  is pulsed low. The address is latched on the leading edge of the pulse, while the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation.

# power supply considerations

Each device should have a 0.1- $\mu$ F ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  to suppress circuit noise. Changes in current drain on Vpp require it to have a bypass capacitor as well. Printed-circuit traces for both power supplies should be appropriate to handle the current demand.

**Table 2. Command Definitions** 

COMMAND	REQUIRED	FIR	ST BUS CYCLE	SECOND BUS CYCLE			
COMMAND	BUS CYCLES	OPERATIONT	ADDRESS	DATA	OPERATIONT	ADDRESS	DATA
Read	1	Write	Х	00h	Read	RA	RD
Algorithm-Selection Mode	3	Write	х	90h	Read	0000 0001	89h B4h
Set-Up-Erase/Erase	2	Write	Х	20h	Write	X	20h
Erase Verify	2	Write	EA	A0h	Read	×	EVD
Set-Up-Program/Program	2	Write	Х	40h	Write	PA	PD
Program Verify	2	Write	Х	C0h	Read	Х	PVD
Reset	2	Write	Х	FFh	Write	X	FFh

<sup>†</sup> Modes of operation are defined in Table 1.

#### Legend:

EΑ Address of memory location to be read during erase verify.

RA Address of memory location to be read.

PΑ Address of memory location to be programmed. Address is latched on the falling edge of W.

RD Data read from location RA during the read operation.

Data read from location EA during erase verify. EVD

PDData to be programmed at location PA. Data is latched on the rising edge of  $\overline{W}$ .

PVD Data read from location PA during program verify.



7

## command definitions

#### read command

Memory contents can be accessed while V<sub>PP</sub> is high or low. When V<sub>PP</sub> is high, writing 00h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 00h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.

## algorithm-selection mode command

The algorithm-selection mode is activated by writing 90h into the command register. The manufacturer equivalent code (89h) is identified by the value read from address location 0000h, and the device equivalent code (B4h) is identified by the value read from address location 0001h.

## set-up-erase/erase commands

The erase-algorithm initiates with  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IL}$ ,  $\overline{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5$  V. To enter the erase mode, write the set-up-erase command, 20h, into the command register. After the TMS28F010A is in the erase mode, writing a second erase command, 20h, into the command register invokes the erase operation. The erase operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$ . The erase operation requires 10 ms to complete before the erase-verify command, A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a valid erase verify, read, or reset command is received.

# erase-verify command

All bytes must be verified following an erase operation. After the erase operation is complete, an erased byte can be verified by writing the erase-verify command, A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of  $\overline{W}$ . The address of the byte to be verified is latched on the falling edge of  $\overline{W}$ . The erase-verify operation remains enabled until a valid command is written to the command register.

To determine whether or not all the bytes have been erased, the TMS28F010A applies a margin voltage to each byte. If FFh is read from the byte, all bits in the designated byte have been erased. The erase-verify operation continues until all of the bytes have been verified. If FFh is not read from a byte, an additional erase operation needs to be executed. Figure 2 shows the combination of commands and bus operations for electrically erasing the TMS28F010A.

### set-up-program/program commands

The programming algorithm initiates with  $\overline{E}=V_{IL}, \overline{W}=V_{IL}, \overline{G}=V_{IH}, V_{PP}=V_{PPH},$  and  $V_{CC}=5$  V. To enter the programming mode, write the set-up-program command, 40h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of  $\overline{W}$ , and data is latched internally on the rising edge of  $\overline{W}$ . The programming operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$  pulse. The program operation requires 10  $\mu$ s for completion before the program-verify command, C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a valid program-verify, read, or reset command is received.



# program-verify command

The TMS28F010A can be programmed sequentially or randomly because it is programmed one byte at a time. Each byte must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed byte. To invoke the program-verify operation, C0h must be written into the command register. The program-verify operation ends on the rising edge of  $\overline{W}$ .

While verifying a byte, the TMS28F010A applies an internal margin voltage to the designated byte. If the true data and programmed data match, programming continues to the next designated byte location; otherwise, the byte must be reprogrammed. Figure 1 shows how commands and bus operations are combined for byte programming.

#### reset command

To reset the TMS28F010A after set-up-erase command or set-up-program command operations without changing the contents in memory, write FFh into the command register two consecutive times. After executing the reset command, a valid command must be written into the command register to change to a new state.

# Fastwrite algorithm

The TMS28F010A is programmed using the Texas Instruments Fastwrite algorithm shown in Figure 1. This algorithm programs in a nominal time of two seconds.

# Fasterase algorithm


The TMS28F010A is erased using the Texas Instruments Fasterase algorithm shown in Figure 2. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in one second.

## parallel erasure

To reduce total erase time, several devices can be erased in parallel. Since each Flash EEPROM can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again. All devices that complete erasure should be masked until the parallel erasure process is finished (see Figure 3).

Examples of how to mask a device during parallel erase include driving the  $\overline{E}$  pin high, writing the read command (00h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.






NOTES: A. Refer to the recommended operating conditions for the value of VPPH.

B. Refer to the recommended operating conditions for the value of VPPL.

Figure 1. Programming Flowchart: Fastwrite Algorithm






Bus Operation	Command	Comments
		Entire memory must = 00h before erasure
		Use Fastwrite programming algorithm
		Initialize addresses
Standby		Walt for Vpp to ramp to VppH (see Note A)
		Initialize pulse count
Write	Set-Up- Erase	Data = 20h
Write	Erase	Data = 20h
Standby		Walt = 10 ms
Write	Erase Verify	Addr = Byte to verify; Data = A0h; ends the erase operation
Standby		<b>Walt = 6 μs</b>
Read		Read byte to verify erasure; compare output to FFh
Write	Read	Data = 00h; resets register for read operations
Standby		Walt for Vpp to ramp to VppL (see Note B)



- NOTES: A. Refer to the recommended operating conditions for the value of VPPH.
  - B. Refer to the recommended operating conditions for the value of VPPL.

Figure 2. Flash-Erase Flowchart: Fasterase Algorithm



NOTE: n = number of devices being erased.

Figure 3. Parallel-Erase Flow Diagram



12

# TMS28F010A 1048576-BIT FLASH ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

absolute maximum ratings over operating free-air temperature rar	nge (unless otherwise noted)†
Supply voltage range, V <sub>CC</sub> (see Note 1)	-0.6 V to 7 V
Supply voltage range, VPP	0.6 V to 14 V
Input voltage range (see Note 2): All inputs except A9	0.6 V to V <sub>CC</sub> + 1 V
A9	0.6 V to 13.5 V
Output voltage range (see Note 3)	0.6 V to V <sub>CC</sub> + 1 V
Operating free-air temperature range during read/erase/program, TA	
NL, FML, DDL, DUL	0°C to 70°C
NE, FME, DDE, DUE	40°C to 85°C
NQ, FMQ, DDQ, DUQ	40° C to 125°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to VSS.

# recommended operating conditions

				MIN	TYP	MAX	UNIT
VCC	Supply voltage	During write/read/flash erase	9	4.5	5	5.5	V
V	Supply voltage	During read only (VppL)				V <sub>CC</sub> + 2	<b>&gt;</b>
VPP	Supply voltage	During write/read/flash erase	€ (∨ррн)	11.4 12		5 5.5 V <sub>CC</sub> + 2	٧
V <sub>IH</sub>	High-level dc input voltage	ΠL	2		V <sub>CC</sub> +0.5	V	
VIН	riigii-level de input ve		CMOS	V <sub>CC</sub> - 0.5		V <sub>CC</sub> + 2 12.6 V <sub>CC</sub> + 0.5 V <sub>CC</sub> + 0.5 0.8 GND + 0.2	٧
۷ا۲	Low-level dc input vol	iane	TTL	-0.5		0.8	V
VIL.	Low-level ac input voi	age	CMOS	GND - 0.2		0.8	
۷ID	Voltage level on A9 fo	r algorithm-selection mode		11.5		13	٧



<sup>2.</sup> The voltage on any input pin can undershoot to -2.0 V for periods less than 20 ns.

<sup>3.</sup> The voltage on any output pin can overshoot to 7.0 V for periods less than 20 ns.

# **ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY**

SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CON	DITIONS	MIN	MAX	UNIT
Vou	High-level output voltage		I <sub>OH</sub> = - 2.5 mA		2.4		
VOH	Ingil-level output voltage		IOH = - 100 μA		V <sub>CC</sub> - 0.4		V
VOL	Low-level output voltage		l <sub>OL</sub> = 5.8 mA			0.45	V
VOL	Low-level output voitage		l <sub>OL</sub> = 100 μA			0.1	V
lID	A9 algorithm-selection-mode current		A9 = V <sub>ID</sub> max			200	μΑ
կ	Input current (leakage)	All except A9	$V_1 = 0 \text{ V to } 5.5 \text{ V}$			A	
'	mpur current (leanage)	A9	V <sub>I</sub> = 0 V to 13 V			± 200	μА
Ю	Output current (leakage)		VO = 0 V to VCC			±10	μΑ
IPP1	Vpp supply current (read/standby)		Vpp = VppH,	Read mode		200	μΑ
ויייי	vpp supply current (read/standay)		Vpp = VppL			±10	μΑ
IPP2	Vpp supply current (during program puls	VPP = VPPH			30	mΑ	
I <sub>PP3</sub>	Vpp supply current (during flash erase) (see Note 4)		VPP ≈ VPPH			30	mA
IPP4	Vpp supply current (during program/eras (see Note 4)	e verify)	Vpp = VppH			5.0	mΑ
loon	VCC supply current (standby)	TTL-input level	V <sub>CC</sub> = 5.5 V,	Ē = V <sub>IH</sub>		1	mΑ
ICCS	vCC subbly current (stancey)	CMOS-input level	V <sub>CC</sub> = 5.5 V,	E = V <sub>CC</sub>		100	μΑ
ICC1	V <sub>CC</sub> supply current (active read)		V <sub>CC</sub> = 5.5 V f = 6 MHz,	E = V <sub>IL</sub> , Outputs open		30	mA
ICC2	VCC average supply current (active write	) (see Note 4)	V <sub>CC</sub> ≈ 5.5 V, Programming in	E = V <sub>IL</sub> , progress		10	mA
ІССЗ	VCC average supply current (flash erase	) (see Note 4)	V <sub>CC</sub> = 5.5 V, Erasure in progre	Ē = V <sub>IL</sub> , ess		15	mA
ICC4	V <sub>CC</sub> average supply current (program/en (see Note 4)	ase verify)	V <sub>CC</sub> = 5.5 V, V <sub>PP</sub> = V <sub>PPH</sub> , Program/erase-v	$\overline{E} = V_{ L}$ , erify in progress		15	mA

NOTE 4: Not 100% tested; characterization data available.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Ci	Input capacitance	$V_{\parallel} = 0$ , $f = 1$ MHz	6	pF
Co	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz	12	pF

<sup>†</sup> Capacitance measurements are made on sample basis only.



POST OFFICE BOX 655303  $^{ullet}$  DALLAS, TEXAS 75265 POST OFFICE BOX 1443  $^{ullet}$  HOUSTON, TEXAS 77251-1443

# TMS28F010A 1048576-BIT FLASH ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	ARAMETER	TEST	ALTERNATE	'28F01	0A-10	'28F01	0A-12	'28F01	0A-15	'28F01	0A-17	UNIT
		CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	וואט
<sup>t</sup> a(A)	Access time from address, A0 - A16		†AVQV		100		120		150		170	ns
t <sub>a(E)</sub>	Access time from chip enable, E		t <sub>ELQV</sub>		100		120		150		170	ns
<sup>t</sup> en(G)	Access time from output enable, $\overline{G}$		¹GLQV		45		50		55		60	ns
t <sub>c(R)</sub>	Cycle time, read	]	†AVAV	100		120		150		170		ns
<sup>t</sup> d(E)	Delay time, E low to low-Z output	C <sub>L</sub> = 100 pF,	tELQX	0		0		0		0		ns
<sup>t</sup> d(G)	Delay time, G low to low-Z output	1 Series 74 TTL load,	<sup>†</sup> GLQX	0		0		0		0		ns
<sup>t</sup> dis(E)	Chip disable time to hi-Z output	Input t <sub>r</sub> ≤ 20 ns, Input t <sub>f</sub> ≤ 20 ns	<sup>†</sup> EHQZ	0	55	0	55	0	55	0	55	ns
t <sub>dis(G)</sub>	Output disable time to hi-Z output		<sup>‡</sup> GHQZ	0	30	0	30	0	35	0	35	ns
t <sub>h(D)</sub>	Hold time, data valid from address, E, or G†		taxQx	0		0		0		0		ns
t <sub>rec(W)</sub>	Write recovery time before read		twhGL	6		6		6		6		μs

<sup>†</sup> Whichever occurs first.



# ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

# timing requirements-write/erase/program operations

	PARAMETER	ALTERNATE	'28	'28F010A-10			'28F010A-12			
	PARAMEIER	SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
t <sub>c(W)</sub>	Cycle time, write using W	tAVAV	100			120			ns	
tc(W)PR	Cycle time, programming operation	twhwh1	10			10			μs	
tc(W)ER	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms	
th(A)	Hold time, address	tWLAX	55			60			ns	
t <sub>h(E)</sub>	Hold time, E	tWHEH	0			0			ns	
th(WHD)	Hold time, data valid after W high	twhox	10			10			ns	
t <sub>su(A)</sub>	Setup time, address	tavwL	0			0			ns	
t <sub>su(D)</sub>	Setup time, data	tDVWH	50			50			ns	
t <sub>su(E)</sub>	Setup time, E before W	t <sub>ELWL</sub>	20			20			ns	
t <sub>su(EHVPP)</sub>	Setup time, E high to Vpp ramp	tEHVP	100			100			ns	
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	tvpel	1.0			1.0			μs	
trec(W)	Recovery time, W before read	tWHGL	6			6			μs	
t <sub>rec(R)</sub>	Recovery time, read before W	<sup>t</sup> GHWL	0			0			μs	
tw(W)	Pulse duration, W (see Note 5)	tWLWH	60			60			ns	
tw(WH)	Pulse duration, W high	twhwL	20			20			ns	
t <sub>r</sub> (VPP)	Rise time, Vpp	typpR	1			1			μs	
t <sub>f(VPP)</sub>	Fall time, Vpp	t∨ppF	1			1			μs	

	PARAMETER	ALTERNATE	'28	8F010A-	010A-15 '28F010			1-17	
	PANAMEIEN	SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t <sub>c(W)</sub>	Cycle time, write using W	tavav	150			170			ns
tc(W)PR	Cycle time, programming operation	twHwH1	10			10			μs
tc(W)ER	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms
<sup>†</sup> h(A)	Hold time, address	tWLAX	60			70			ns
<sup>†</sup> h(E)	Hold time, E	tWHEH	0			0			ns
th(WHD)	Hold time, data valid after W high	twhox	10			10			ns
t <sub>su(A)</sub>	Setup time, address	tavwl	0			0			ns
t <sub>su(D)</sub>	Setup time, data	tD∨WH	50			50			ns
t <sub>su(E)</sub>	Setup time, E before W	tELWL	20			20			ns
t <sub>su(EHVPP)</sub>	Setup time, E high to Vpp ramp	tEHVP	100			100			ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	tvpel	1.0			1.0			μs
trec(W)	Recovery time, W before read	twhgl	6			6			μs
trec(R)	Recovery time, read before W	†GHWL	0			0			μς
t <sub>W(W)</sub>	Pulse duration, W (see Note 5)	†WLWH	60			60		***	ns
tw(WH)	Pulse duration, W high	twhwL	20			20			ns
t <sub>r(VPP)</sub>	Rise time, VPP	tvppr	1			1			дѕ
tf(VPP)	Fall time, Vpp	t∨ppF	1			1			μs

NOTE 5: Rise/fall time ≤ 10 ns.



POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265 POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443

■ 8961725 0086302 9T8 **■** 

# ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

# timing requirements — alternative E-controlled writes

PARAMETER		ALTERNATE SYMBOL	'28F010A-10		'28F010A-12		'28F010A-15		'28F010A-17		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tc(W)	Cycle time, write using E	1 <sub>AVAV</sub>	100		120		150		170		ns
tc(E)PR	Cycle time, programming op- eration	<sup>†</sup> EHEH	10		10		10		10		μs
th(EA)	Hold time, address	t <sub>ELAX</sub>	75		80		80		90		ns
th(ED)	Hold time, data	†EHDX	10		10		10		10		ns
th(W)	Hold time, W	tEHWH	0		0		0		0		ns
t <sub>su(A)</sub>	Setup time, address	tAVEL	0		0		0		0		ns
t <sub>su(D)</sub>	Setup time, data	<sup>t</sup> DVEH	50		50		50		50		ns
t <sub>su(W)</sub>	Setup time, W before E	†WLEL	0		0		0		0		ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	tVPEL	1.0		1.0		1.0		1.0		μs
t <sub>rec(E)R</sub>	Recovery time, write using E before read	<sup>t</sup> EHGL	6		6		6		6		μs
t <sub>rec(E)W</sub>	Recovery time, read before write using E	<sup>‡</sup> GHEL	0		0		0		0		μs
t <sub>w(E)</sub>	Pulse duration, write using E	t <sub>ELEH</sub>	70		70		70		80		ns
tw(EH)	Pulse duration, write, E high	<sup>t</sup> EHEL	20		20		20		20		ns

### PARAMETER MEASUREMENT INFORMATION





Figure 4. AC Test Output Load Circuit

## AC testing input/output waveforms



AC testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1- $\mu$ F ceramic capacitor connected between V<sub>CC</sub> and V<sub>SS</sub> as close as possible to the device pins.



POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265 POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443

**8961**725 0086303 834 **E** 

₩ td(G)

td(E)

HI-Z -

# Figure 5. Read Cycle Timing

— tdis(G)

**└── th(D)** →

**Ouput Valid** 



**■** 8961725 0086304 770 **■** 

 $\overline{\mathbf{w}}$ 

DQ0-DQ7-

# PARAMETER MEASUREMENT INFORMATION




Figure 6. Write Cycle Timing



POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265 POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251-1443

## PARAMETER MEASUREMENT INFORMATION




Figure 7. Write Cycle (Alternative E-Controlled Writes) Timing



## PARAMETER MEASUREMENT INFORMATION




Figure 8. Flash-Erase Cycle Timing

